2 FreeRTOS V8.0.0:rc1 - Copyright (C) 2014 Real Time Engineers Ltd.
\r
6 ***************************************************************************
\r
8 * FreeRTOS tutorial books are available in pdf and paperback. *
\r
9 * Complete, revised, and edited pdf reference manuals are also *
\r
12 * Purchasing FreeRTOS documentation will not only help you, by *
\r
13 * ensuring you get running as quickly as possible and with an *
\r
14 * in-depth knowledge of how to use FreeRTOS, it will also help *
\r
15 * the FreeRTOS project to continue with its mission of providing *
\r
16 * professional grade, cross platform, de facto standard solutions *
\r
17 * for microcontrollers - completely free of charge! *
\r
19 * >>> See http://www.FreeRTOS.org/Documentation for details. <<< *
\r
21 * Thank you for using FreeRTOS, and thank you for your support! *
\r
23 ***************************************************************************
\r
26 This file is part of the FreeRTOS distribution.
\r
28 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
29 the terms of the GNU General Public License (version 2) as published by the
\r
30 Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
\r
31 >>>NOTE<<< The modification to the GPL is included to allow you to
\r
32 distribute a combined work that includes FreeRTOS without being obliged to
\r
33 provide the source code for proprietary components outside of the FreeRTOS
\r
34 kernel. FreeRTOS is distributed in the hope that it will be useful, but
\r
35 WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
\r
36 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
\r
37 more details. You should have received a copy of the GNU General Public
\r
38 License and the FreeRTOS license exception along with FreeRTOS; if not it
\r
39 can be viewed here: http://www.freertos.org/a00114.html and also obtained
\r
40 by writing to Richard Barry, contact details for whom are available on the
\r
45 http://www.FreeRTOS.org - Documentation, latest information, license and
\r
48 http://www.SafeRTOS.com - A version that is certified for use in safety
\r
51 http://www.OpenRTOS.com - Commercial support, development, porting,
\r
52 licensing and training services.
\r
63 .extern ulMaxAPIPriorityMask
\r
65 .extern _freertos_vector_table
\r
67 .global FreeRTOS_vector_table
\r
68 .global FIQInterrupt
\r
70 .global PrefetchAbortHandler
\r
71 .global DataAbortInterrupt
\r
73 .extern pxCurrentTCB
\r
74 .extern XIntc_DeviceInterruptHandler
\r
75 .extern vTaskSwitchContext
\r
76 .extern uxCriticalNesting
\r
78 .extern ulTaskSwitchRequested
\r
79 .extern vPortExceptionHandler
\r
80 .extern pulStackPointerOnFunctionEntry
\r
82 .global FreeRTOS_IRQ_Handler
\r
83 .global FreeRTOS_SWI_Handler
\r
84 .global vPortRestoreTaskContext
\r
85 .global vPortInstallFreeRTOSVectorTable
\r
90 .macro portSAVE_CONTEXT
\r
92 /* Save the LR and SPSR onto the system mode stack before switching to
\r
93 system mode to save the remaining system mode registers. */
\r
94 SRSDB sp!, #SYS_MODE
\r
98 /* Push the critical nesting count. */
\r
99 LDR R2, =ulCriticalNesting
\r
103 /* Does the task have a floating point context that needs saving? If
\r
104 ulPortTaskHasFPUContext is 0 then no. */
\r
105 LDR R2, =ulPortTaskHasFPUContext
\r
109 /* Save the floating point context, if any. */
\r
115 /* Save ulPortTaskHasFPUContext itself. */
\r
118 /* Save the stack pointer in the TCB. */
\r
119 LDR R0, =pxCurrentTCB
\r
125 ; /**********************************************************************/
\r
127 .macro portRESTORE_CONTEXT
\r
129 /* Switch to system mode. */
\r
132 /* Set the SP to point to the stack of the task being restored. */
\r
133 LDR R0, =pxCurrentTCB
\r
137 /* Is there a floating point context to restore? If the restored
\r
138 ulPortTaskHasFPUContext is zero then no. */
\r
139 LDR R0, =ulPortTaskHasFPUContext
\r
144 /* Restore the floating point context, if any. */
\r
150 /* Restore the critical section nesting depth. */
\r
151 LDR R0, =ulCriticalNesting
\r
155 /* Ensure the priority mask is correct for the critical nesting depth. */
\r
159 LDRNE R4, =ulMaxAPIPriorityMask
\r
162 /* Restore all system mode registers other than the SP (which is already
\r
166 /* Return to the task code, loading CPSR on the way. */
\r
174 /******************************************************************************
\r
175 * SVC handler is used to start the scheduler and yield a task.
\r
176 *****************************************************************************/
\r
177 FreeRTOS_SWI_Handler:
\r
179 /* Save the context of the current task and select a new task to run. */
\r
180 /* Save the LR and SPSR onto the system mode stack before switching to
\r
181 system mode to save the remaining system mode registers. */
\r
182 SRSDB sp!, #SYS_MODE
\r
186 /* Push the critical nesting count. */
\r
187 LDR R2, =ulCriticalNesting
\r
191 /* Does the task have a floating point context that needs saving? If
\r
192 ulPortTaskHasFPUContext is 0 then no. */
\r
193 LDR R2, =ulPortTaskHasFPUContext
\r
197 /* Save the floating point context, if any. */
\r
203 /* Save ulPortTaskHasFPUContext itself. */
\r
206 /* Save the stack pointer in the TCB. */
\r
207 LDR R0, =pxCurrentTCB
\r
211 LDR R0, =vTaskSwitchContext
\r
214 vPortRestoreTaskContext:
\r
215 portRESTORE_CONTEXT
\r
217 FreeRTOS_IRQ_Handler:
\r
218 /* Return to the interrupted instruction. */
\r
221 /* Push the return address and SPSR. */
\r
226 /* Change to supervisor mode to allow reentry. */
\r
229 /* Push used registers. */
\r
232 /* Increment nesting count. r3 holds the address of ulPortInterruptNesting
\r
233 for future use. r1 holds the original ulPortInterruptNesting value for
\r
235 LDR r3, =ulPortInterruptNesting
\r
240 /* Read value from the interrupt acknowledge register, which is stored in r0
\r
241 for future parameter and interrupt clearing use. */
\r
242 LDR r2, ulICCIARConst
\r
246 /* Ensure bit 2 of the stack pointer is clear. r2 holds the bit 2 value for
\r
252 /* Call the interrupt handler. */
\r
254 BL vApplicationIRQHandler
\r
260 /* Write the value read from ICCIAR to ICCEOIR. */
\r
261 LDR r4, ulICCEOIRConst
\r
265 /* Restore the old nesting count. */
\r
268 /* A context switch is never performed if the nesting count is not 0. */
\r
270 BNE exit_without_switch
\r
272 /* Did the interrupt request a context switch? r1 holds the address of
\r
273 ulPortYieldRequired and r0 the value of ulPortYieldRequired for future
\r
275 LDR r1, =ulPortYieldRequired
\r
278 BNE switch_before_exit
\r
280 exit_without_switch:
\r
281 /* No context switch. Restore used registers, LR_irq and SPSR before
\r
290 switch_before_exit:
\r
291 /* A context swtich is to be performed. Clear the context switch pending
\r
296 /* Restore used registers, LR-irq and SPSR before saving the context
\r
297 to the task stack. */
\r
305 /* Call the function that selects the new task to execute.
\r
306 vTaskSwitchContext() if vTaskSwitchContext() uses LDRD or STRD
\r
307 instructions, or 8 byte aligned stack allocated data. LR does not need
\r
308 saving as a new LR will be loaded by portRESTORE_CONTEXT anyway. */
\r
309 BL vTaskSwitchContext
\r
311 /* Restore the context of, and branch to, the task selected to execute
\r
313 portRESTORE_CONTEXT
\r
315 ulICCIARConst: .word ulICCIAR
\r
316 ulICCEOIRConst: .word ulICCEOIR
\r
318 vPortInstallFreeRTOSVectorTable:
\r
319 /* Set VBAR to the vector table that contains the FreeRTOS handlers. */
\r
320 ldr r0, =_freertos_vector_table
\r
321 mcr p15, 0, r0, c12, c0, 0
\r