2 FreeRTOS V9.0.0rc1 - Copyright (C) 2016 Real Time Engineers Ltd.
\r
5 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 This file is part of the FreeRTOS distribution.
\r
9 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
10 the terms of the GNU General Public License (version 2) as published by the
\r
11 Free Software Foundation >>>> AND MODIFIED BY <<<< the FreeRTOS exception.
\r
13 ***************************************************************************
\r
14 >>! NOTE: The modification to the GPL is included to allow you to !<<
\r
15 >>! distribute a combined work that includes FreeRTOS without being !<<
\r
16 >>! obliged to provide the source code for proprietary components !<<
\r
17 >>! outside of the FreeRTOS kernel. !<<
\r
18 ***************************************************************************
\r
20 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
21 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
22 FOR A PARTICULAR PURPOSE. Full license text is available on the following
\r
23 link: http://www.freertos.org/a00114.html
\r
25 ***************************************************************************
\r
27 * FreeRTOS provides completely free yet professionally developed, *
\r
28 * robust, strictly quality controlled, supported, and cross *
\r
29 * platform software that is more than just the market leader, it *
\r
30 * is the industry's de facto standard. *
\r
32 * Help yourself get started quickly while simultaneously helping *
\r
33 * to support the FreeRTOS project by purchasing a FreeRTOS *
\r
34 * tutorial book, reference manual, or both: *
\r
35 * http://www.FreeRTOS.org/Documentation *
\r
37 ***************************************************************************
\r
39 http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading
\r
40 the FAQ page "My application does not run, what could be wrong?". Have you
\r
41 defined configASSERT()?
\r
43 http://www.FreeRTOS.org/support - In return for receiving this top quality
\r
44 embedded software for free we request you assist our global community by
\r
45 participating in the support forum.
\r
47 http://www.FreeRTOS.org/training - Investing in training allows your team to
\r
48 be as productive as possible as early as possible. Now you can receive
\r
49 FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers
\r
50 Ltd, and the world's leading authority on the world's leading RTOS.
\r
52 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
53 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
54 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
56 http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate.
\r
57 Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS.
\r
59 http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High
\r
60 Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
61 licenses offer ticketed support, indemnification and commercial middleware.
\r
63 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
64 engineered and independently SIL3 certified version for use in safety and
\r
65 mission critical applications that require provable dependability.
\r
70 /*-----------------------------------------------------------
\r
71 * Implementation of functions defined in portable.h for the ARM CM3 port.
\r
72 *----------------------------------------------------------*/
\r
75 #include <intrinsics.h>
\r
77 /* Scheduler includes. */
\r
78 #include "FreeRTOS.h"
\r
81 #if configMAX_SYSCALL_INTERRUPT_PRIORITY == 0
\r
82 #error configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0. See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
\r
85 #ifndef configSYSTICK_CLOCK_HZ
\r
86 #define configSYSTICK_CLOCK_HZ configCPU_CLOCK_HZ
\r
87 /* Ensure the SysTick is clocked at the same frequency as the core. */
\r
88 #define portNVIC_SYSTICK_CLK_BIT ( 1UL << 2UL )
\r
90 /* The way the SysTick is clocked is not modified in case it is not the same
\r
92 #define portNVIC_SYSTICK_CLK_BIT ( 0 )
\r
95 /* Constants required to manipulate the core. Registers first... */
\r
96 #define portNVIC_SYSTICK_CTRL_REG ( * ( ( volatile uint32_t * ) 0xe000e010 ) )
\r
97 #define portNVIC_SYSTICK_LOAD_REG ( * ( ( volatile uint32_t * ) 0xe000e014 ) )
\r
98 #define portNVIC_SYSTICK_CURRENT_VALUE_REG ( * ( ( volatile uint32_t * ) 0xe000e018 ) )
\r
99 #define portNVIC_SYSPRI2_REG ( * ( ( volatile uint32_t * ) 0xe000ed20 ) )
\r
100 /* ...then bits in the registers. */
\r
101 #define portNVIC_SYSTICK_INT_BIT ( 1UL << 1UL )
\r
102 #define portNVIC_SYSTICK_ENABLE_BIT ( 1UL << 0UL )
\r
103 #define portNVIC_SYSTICK_COUNT_FLAG_BIT ( 1UL << 16UL )
\r
104 #define portNVIC_PENDSVCLEAR_BIT ( 1UL << 27UL )
\r
105 #define portNVIC_PEND_SYSTICK_CLEAR_BIT ( 1UL << 25UL )
\r
107 #define portNVIC_PENDSV_PRI ( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) << 16UL )
\r
108 #define portNVIC_SYSTICK_PRI ( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) << 24UL )
\r
110 /* Constants required to check the validity of an interrupt priority. */
\r
111 #define portFIRST_USER_INTERRUPT_NUMBER ( 16 )
\r
112 #define portNVIC_IP_REGISTERS_OFFSET_16 ( 0xE000E3F0 )
\r
113 #define portAIRCR_REG ( * ( ( volatile uint32_t * ) 0xE000ED0C ) )
\r
114 #define portMAX_8_BIT_VALUE ( ( uint8_t ) 0xff )
\r
115 #define portTOP_BIT_OF_BYTE ( ( uint8_t ) 0x80 )
\r
116 #define portMAX_PRIGROUP_BITS ( ( uint8_t ) 7 )
\r
117 #define portPRIORITY_GROUP_MASK ( 0x07UL << 8UL )
\r
118 #define portPRIGROUP_SHIFT ( 8UL )
\r
120 /* Masks off all bits but the VECTACTIVE bits in the ICSR register. */
\r
121 #define portVECTACTIVE_MASK ( 0xFFUL )
\r
123 /* Constants required to set up the initial stack. */
\r
124 #define portINITIAL_XPSR ( 0x01000000 )
\r
126 /* The systick is a 24-bit counter. */
\r
127 #define portMAX_24_BIT_NUMBER ( 0xffffffUL )
\r
129 /* A fiddle factor to estimate the number of SysTick counts that would have
\r
130 occurred while the SysTick counter is stopped during tickless idle
\r
132 #define portMISSED_COUNTS_FACTOR ( 45UL )
\r
134 /* For backward compatibility, ensure configKERNEL_INTERRUPT_PRIORITY is
\r
135 defined. The value 255 should also ensure backward compatibility.
\r
136 FreeRTOS.org versions prior to V4.3.0 did not include this definition. */
\r
137 #ifndef configKERNEL_INTERRUPT_PRIORITY
\r
138 #define configKERNEL_INTERRUPT_PRIORITY 255
\r
141 /* Each task maintains its own interrupt status in the critical nesting
\r
143 static UBaseType_t uxCriticalNesting = 0xaaaaaaaa;
\r
146 * Setup the timer to generate the tick interrupts. The implementation in this
\r
147 * file is weak to allow application writers to change the timer used to
\r
148 * generate the tick interrupt.
\r
150 void vPortSetupTimerInterrupt( void );
\r
153 * Exception handlers.
\r
155 void xPortSysTickHandler( void );
\r
158 * Start first task is a separate function so it can be tested in isolation.
\r
160 extern void vPortStartFirstTask( void );
\r
163 * Used to catch tasks that attempt to return from their implementing function.
\r
165 static void prvTaskExitError( void );
\r
167 /*-----------------------------------------------------------*/
\r
170 * The number of SysTick increments that make up one tick period.
\r
172 #if configUSE_TICKLESS_IDLE == 1
\r
173 static uint32_t ulTimerCountsForOneTick = 0;
\r
174 #endif /* configUSE_TICKLESS_IDLE */
\r
177 * The maximum number of tick periods that can be suppressed is limited by the
\r
178 * 24 bit resolution of the SysTick timer.
\r
180 #if configUSE_TICKLESS_IDLE == 1
\r
181 static uint32_t xMaximumPossibleSuppressedTicks = 0;
\r
182 #endif /* configUSE_TICKLESS_IDLE */
\r
185 * Compensate for the CPU cycles that pass while the SysTick is stopped (low
\r
186 * power functionality only.
\r
188 #if configUSE_TICKLESS_IDLE == 1
\r
189 static uint32_t ulStoppedTimerCompensation = 0;
\r
190 #endif /* configUSE_TICKLESS_IDLE */
\r
193 * Used by the portASSERT_IF_INTERRUPT_PRIORITY_INVALID() macro to ensure
\r
194 * FreeRTOS API functions are not called from interrupts that have been assigned
\r
195 * a priority above configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
197 #if ( configASSERT_DEFINED == 1 )
\r
198 static uint8_t ucMaxSysCallPriority = 0;
\r
199 static uint32_t ulMaxPRIGROUPValue = 0;
\r
200 static const volatile uint8_t * const pcInterruptPriorityRegisters = ( const volatile uint8_t * const ) portNVIC_IP_REGISTERS_OFFSET_16;
\r
201 #endif /* configASSERT_DEFINED */
\r
203 /*-----------------------------------------------------------*/
\r
206 * See header file for description.
\r
208 StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
\r
210 /* Simulate the stack frame as it would be created by a context switch
\r
212 pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
\r
213 *pxTopOfStack = portINITIAL_XPSR; /* xPSR */
\r
215 *pxTopOfStack = ( StackType_t ) pxCode; /* PC */
\r
217 *pxTopOfStack = ( StackType_t ) prvTaskExitError; /* LR */
\r
218 pxTopOfStack -= 5; /* R12, R3, R2 and R1. */
\r
219 *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
\r
220 pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
\r
222 return pxTopOfStack;
\r
224 /*-----------------------------------------------------------*/
\r
226 static void prvTaskExitError( void )
\r
228 /* A function that implements a task must not exit or attempt to return to
\r
229 its caller as there is nothing to return to. If a task wants to exit it
\r
230 should instead call vTaskDelete( NULL ).
\r
232 Artificially force an assert() to be triggered if configASSERT() is
\r
233 defined, then stop here so application writers can catch the error. */
\r
234 configASSERT( uxCriticalNesting == ~0UL );
\r
235 portDISABLE_INTERRUPTS();
\r
238 /*-----------------------------------------------------------*/
\r
241 * See header file for description.
\r
243 BaseType_t xPortStartScheduler( void )
\r
245 #if( configASSERT_DEFINED == 1 )
\r
247 volatile uint32_t ulOriginalPriority;
\r
248 volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
\r
249 volatile uint8_t ucMaxPriorityValue;
\r
251 /* Determine the maximum priority from which ISR safe FreeRTOS API
\r
252 functions can be called. ISR safe functions are those that end in
\r
253 "FromISR". FreeRTOS maintains separate thread and ISR API functions to
\r
254 ensure interrupt entry is as fast and simple as possible.
\r
256 Save the interrupt priority value that is about to be clobbered. */
\r
257 ulOriginalPriority = *pucFirstUserPriorityRegister;
\r
259 /* Determine the number of priority bits available. First write to all
\r
261 *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
\r
263 /* Read the value back to see how many bits stuck. */
\r
264 ucMaxPriorityValue = *pucFirstUserPriorityRegister;
\r
266 /* Use the same mask on the maximum system call priority. */
\r
267 ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
\r
269 /* Calculate the maximum acceptable priority group value for the number
\r
270 of bits read back. */
\r
271 ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
\r
272 while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
\r
274 ulMaxPRIGROUPValue--;
\r
275 ucMaxPriorityValue <<= ( uint8_t ) 0x01;
\r
278 /* Shift the priority group value back to its position within the AIRCR
\r
280 ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
\r
281 ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
\r
283 /* Restore the clobbered interrupt priority register to its original
\r
285 *pucFirstUserPriorityRegister = ulOriginalPriority;
\r
287 #endif /* conifgASSERT_DEFINED */
\r
289 /* Make PendSV and SysTick the lowest priority interrupts. */
\r
290 portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
\r
291 portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
\r
293 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
295 vPortSetupTimerInterrupt();
\r
297 /* Initialise the critical nesting count ready for the first task. */
\r
298 uxCriticalNesting = 0;
\r
300 /* Start the first task. */
\r
301 vPortStartFirstTask();
\r
303 /* Should not get here! */
\r
306 /*-----------------------------------------------------------*/
\r
308 void vPortEndScheduler( void )
\r
310 /* Not implemented in ports where there is nothing to return to.
\r
311 Artificially force an assert. */
\r
312 configASSERT( uxCriticalNesting == 1000UL );
\r
314 /*-----------------------------------------------------------*/
\r
316 void vPortEnterCritical( void )
\r
318 portDISABLE_INTERRUPTS();
\r
319 uxCriticalNesting++;
\r
321 /* This is not the interrupt safe version of the enter critical function so
\r
322 assert() if it is being called from an interrupt context. Only API
\r
323 functions that end in "FromISR" can be used in an interrupt. Only assert if
\r
324 the critical nesting count is 1 to protect against recursive calls if the
\r
325 assert function also uses a critical section. */
\r
326 if( uxCriticalNesting == 1 )
\r
328 configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
\r
331 /*-----------------------------------------------------------*/
\r
333 void vPortExitCritical( void )
\r
335 configASSERT( uxCriticalNesting );
\r
336 uxCriticalNesting--;
\r
337 if( uxCriticalNesting == 0 )
\r
339 portENABLE_INTERRUPTS();
\r
342 /*-----------------------------------------------------------*/
\r
344 void xPortSysTickHandler( void )
\r
346 /* The SysTick runs at the lowest interrupt priority, so when this interrupt
\r
347 executes all interrupts must be unmasked. There is therefore no need to
\r
348 save and then restore the interrupt mask value as its value is already
\r
350 portDISABLE_INTERRUPTS();
\r
352 /* Increment the RTOS tick. */
\r
353 if( xTaskIncrementTick() != pdFALSE )
\r
355 /* A context switch is required. Context switching is performed in
\r
356 the PendSV interrupt. Pend the PendSV interrupt. */
\r
357 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
360 portENABLE_INTERRUPTS();
\r
362 /*-----------------------------------------------------------*/
\r
364 #if configUSE_TICKLESS_IDLE == 1
\r
366 __weak void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
\r
368 uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickCTRL;
\r
369 TickType_t xModifiableIdleTime;
\r
371 /* Make sure the SysTick reload value does not overflow the counter. */
\r
372 if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
\r
374 xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
\r
377 /* Stop the SysTick momentarily. The time the SysTick is stopped for
\r
378 is accounted for as best it can be, but using the tickless mode will
\r
379 inevitably result in some tiny drift of the time maintained by the
\r
380 kernel with respect to calendar time. */
\r
381 portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
\r
383 /* Calculate the reload value required to wait xExpectedIdleTime
\r
384 tick periods. -1 is used because this code will execute part way
\r
385 through one of the tick periods. */
\r
386 ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
\r
387 if( ulReloadValue > ulStoppedTimerCompensation )
\r
389 ulReloadValue -= ulStoppedTimerCompensation;
\r
392 /* Enter a critical section but don't use the taskENTER_CRITICAL()
\r
393 method as that will mask interrupts that should exit sleep mode. */
\r
394 __disable_interrupt();
\r
396 /* If a context switch is pending or a task is waiting for the scheduler
\r
397 to be unsuspended then abandon the low power entry. */
\r
398 if( eTaskConfirmSleepModeStatus() == eAbortSleep )
\r
400 /* Restart from whatever is left in the count register to complete
\r
401 this tick period. */
\r
402 portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
404 /* Restart SysTick. */
\r
405 portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
\r
407 /* Reset the reload register to the value required for normal tick
\r
409 portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
\r
411 /* Re-enable interrupts - see comments above __disable_interrupt()
\r
413 __enable_interrupt();
\r
417 /* Set the new reload value. */
\r
418 portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
\r
420 /* Clear the SysTick count flag and set the count value back to
\r
422 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
424 /* Restart SysTick. */
\r
425 portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
\r
427 /* Sleep until something happens. configPRE_SLEEP_PROCESSING() can
\r
428 set its parameter to 0 to indicate that its implementation contains
\r
429 its own wait for interrupt or wait for event instruction, and so wfi
\r
430 should not be executed again. However, the original expected idle
\r
431 time variable must remain unmodified, so a copy is taken. */
\r
432 xModifiableIdleTime = xExpectedIdleTime;
\r
433 configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
\r
434 if( xModifiableIdleTime > 0 )
\r
440 configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
\r
442 /* Stop SysTick. Again, the time the SysTick is stopped for is
\r
443 accounted for as best it can be, but using the tickless mode will
\r
444 inevitably result in some tiny drift of the time maintained by the
\r
445 kernel with respect to calendar time. */
\r
446 ulSysTickCTRL = portNVIC_SYSTICK_CTRL_REG;
\r
447 portNVIC_SYSTICK_CTRL_REG = ( ulSysTickCTRL & ~portNVIC_SYSTICK_ENABLE_BIT );
\r
449 /* Re-enable interrupts - see comments above __disable_interrupt()
\r
451 __enable_interrupt();
\r
453 if( ( ulSysTickCTRL & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
\r
455 uint32_t ulCalculatedLoadValue;
\r
457 /* The tick interrupt has already executed, and the SysTick
\r
458 count reloaded with ulReloadValue. Reset the
\r
459 portNVIC_SYSTICK_LOAD_REG with whatever remains of this tick
\r
461 ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
\r
463 /* Don't allow a tiny value, or values that have somehow
\r
464 underflowed because the post sleep hook did something
\r
465 that took too long. */
\r
466 if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
\r
468 ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
\r
471 portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
\r
473 /* The tick interrupt handler will already have pended the tick
\r
474 processing in the kernel. As the pending tick will be
\r
475 processed as soon as this function exits, the tick value
\r
476 maintained by the tick is stepped forward by one less than the
\r
477 time spent waiting. */
\r
478 ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
\r
482 /* Something other than the tick interrupt ended the sleep.
\r
483 Work out how long the sleep lasted rounded to complete tick
\r
484 periods (not the ulReload value which accounted for part
\r
486 ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
488 /* How many complete tick periods passed while the processor
\r
490 ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
\r
492 /* The reload value is set to whatever fraction of a single tick
\r
494 portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
\r
497 /* Restart SysTick so it runs from portNVIC_SYSTICK_LOAD_REG
\r
498 again, then set portNVIC_SYSTICK_LOAD_REG back to its standard
\r
499 value. The critical section is used to ensure the tick interrupt
\r
500 can only execute once in the case that the reload register is near
\r
502 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
503 portENTER_CRITICAL();
\r
505 portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
\r
506 vTaskStepTick( ulCompleteTickPeriods );
\r
507 portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
\r
509 portEXIT_CRITICAL();
\r
513 #endif /* #if configUSE_TICKLESS_IDLE */
\r
514 /*-----------------------------------------------------------*/
\r
517 * Setup the systick timer to generate the tick interrupts at the required
\r
520 __weak void vPortSetupTimerInterrupt( void )
\r
522 /* Calculate the constants required to configure the tick interrupt. */
\r
523 #if( configUSE_TICKLESS_IDLE == 1 )
\r
525 ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
\r
526 xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
\r
527 ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
\r
529 #endif /* configUSE_TICKLESS_IDLE */
\r
531 /* Configure SysTick to interrupt at the requested rate. */
\r
532 portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
\r
533 portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
\r
535 /*-----------------------------------------------------------*/
\r
537 #if( configASSERT_DEFINED == 1 )
\r
539 void vPortValidateInterruptPriority( void )
\r
541 uint32_t ulCurrentInterrupt;
\r
542 uint8_t ucCurrentPriority;
\r
544 /* Obtain the number of the currently executing interrupt. */
\r
545 __asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
\r
547 /* Is the interrupt number a user defined interrupt? */
\r
548 if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
\r
550 /* Look up the interrupt's priority. */
\r
551 ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
\r
553 /* The following assertion will fail if a service routine (ISR) for
\r
554 an interrupt that has been assigned a priority above
\r
555 configMAX_SYSCALL_INTERRUPT_PRIORITY calls an ISR safe FreeRTOS API
\r
556 function. ISR safe FreeRTOS API functions must *only* be called
\r
557 from interrupts that have been assigned a priority at or below
\r
558 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
560 Numerically low interrupt priority numbers represent logically high
\r
561 interrupt priorities, therefore the priority of the interrupt must
\r
562 be set to a value equal to or numerically *higher* than
\r
563 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
565 Interrupts that use the FreeRTOS API must not be left at their
\r
566 default priority of zero as that is the highest possible priority,
\r
567 which is guaranteed to be above configMAX_SYSCALL_INTERRUPT_PRIORITY,
\r
568 and therefore also guaranteed to be invalid.
\r
570 FreeRTOS maintains separate thread and ISR API functions to ensure
\r
571 interrupt entry is as fast and simple as possible.
\r
573 The following links provide detailed information:
\r
574 http://www.freertos.org/RTOS-Cortex-M3-M4.html
\r
575 http://www.freertos.org/FAQHelp.html */
\r
576 configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
\r
579 /* Priority grouping: The interrupt controller (NVIC) allows the bits
\r
580 that define each interrupt's priority to be split between bits that
\r
581 define the interrupt's pre-emption priority bits and bits that define
\r
582 the interrupt's sub-priority. For simplicity all bits must be defined
\r
583 to be pre-emption priority bits. The following assertion will fail if
\r
584 this is not the case (if some bits represent a sub-priority).
\r
586 If the application only uses CMSIS libraries for interrupt
\r
587 configuration then the correct setting can be achieved on all Cortex-M
\r
588 devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
\r
589 scheduler. Note however that some vendor specific peripheral libraries
\r
590 assume a non-zero priority group setting, in which cases using a value
\r
591 of zero will result in unpredicable behaviour. */
\r
592 configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
\r
595 #endif /* configASSERT_DEFINED */
\r