2 FreeRTOS V7.6.0 - Copyright (C) 2013 Real Time Engineers Ltd.
\r
5 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 ***************************************************************************
\r
9 * FreeRTOS provides completely free yet professionally developed, *
\r
10 * robust, strictly quality controlled, supported, and cross *
\r
11 * platform software that has become a de facto standard. *
\r
13 * Help yourself get started quickly and support the FreeRTOS *
\r
14 * project by purchasing a FreeRTOS tutorial book, reference *
\r
15 * manual, or both from: http://www.FreeRTOS.org/Documentation *
\r
19 ***************************************************************************
\r
21 This file is part of the FreeRTOS distribution.
\r
23 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
24 the terms of the GNU General Public License (version 2) as published by the
\r
25 Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.
\r
27 >>! NOTE: The modification to the GPL is included to allow you to distribute
\r
28 >>! a combined work that includes FreeRTOS without being obliged to provide
\r
29 >>! the source code for proprietary components outside of the FreeRTOS
\r
32 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
33 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
34 FOR A PARTICULAR PURPOSE. Full license text is available from the following
\r
35 link: http://www.freertos.org/a00114.html
\r
39 ***************************************************************************
\r
41 * Having a problem? Start by reading the FAQ "My application does *
\r
42 * not run, what could be wrong?" *
\r
44 * http://www.FreeRTOS.org/FAQHelp.html *
\r
46 ***************************************************************************
\r
48 http://www.FreeRTOS.org - Documentation, books, training, latest versions,
\r
49 license and Real Time Engineers Ltd. contact details.
\r
51 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
52 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
53 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
55 http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
\r
56 Integrity Systems to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
57 licenses offer ticketed support, indemnification and middleware.
\r
59 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
60 engineered and independently SIL3 certified version for use in safety and
\r
61 mission critical applications that require provable dependability.
\r
66 /*-----------------------------------------------------------
\r
67 * Implementation of functions defined in portable.h for the ARM CM4F port.
\r
68 *----------------------------------------------------------*/
\r
70 /* Compiler includes. */
\r
71 #include <intrinsics.h>
\r
73 /* Scheduler includes. */
\r
74 #include "FreeRTOS.h"
\r
78 #error This port can only be used when the project options are configured to enable hardware floating point support.
\r
81 #if configMAX_SYSCALL_INTERRUPT_PRIORITY == 0
\r
82 #error configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0. See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
\r
85 #ifndef configSYSTICK_CLOCK_HZ
\r
86 #define configSYSTICK_CLOCK_HZ configCPU_CLOCK_HZ
\r
89 /* Constants required to manipulate the core. Registers first... */
\r
90 #define portNVIC_SYSTICK_CTRL_REG ( * ( ( volatile unsigned long * ) 0xe000e010 ) )
\r
91 #define portNVIC_SYSTICK_LOAD_REG ( * ( ( volatile unsigned long * ) 0xe000e014 ) )
\r
92 #define portNVIC_SYSTICK_CURRENT_VALUE_REG ( * ( ( volatile unsigned long * ) 0xe000e018 ) )
\r
93 #define portNVIC_SYSPRI2_REG ( * ( ( volatile unsigned long * ) 0xe000ed20 ) )
\r
94 /* ...then bits in the registers. */
\r
95 #define portNVIC_SYSTICK_CLK_BIT ( 1UL << 2UL )
\r
96 #define portNVIC_SYSTICK_INT_BIT ( 1UL << 1UL )
\r
97 #define portNVIC_SYSTICK_ENABLE_BIT ( 1UL << 0UL )
\r
98 #define portNVIC_SYSTICK_COUNT_FLAG_BIT ( 1UL << 16UL )
\r
99 #define portNVIC_PENDSVCLEAR_BIT ( 1UL << 27UL )
\r
100 #define portNVIC_PEND_SYSTICK_CLEAR_BIT ( 1UL << 25UL )
\r
102 #define portNVIC_PENDSV_PRI ( ( ( unsigned long ) configKERNEL_INTERRUPT_PRIORITY ) << 16UL )
\r
103 #define portNVIC_SYSTICK_PRI ( ( ( unsigned long ) configKERNEL_INTERRUPT_PRIORITY ) << 24UL )
\r
105 /* Constants required to check the validity of an interrupt priority. */
\r
106 #define portFIRST_USER_INTERRUPT_NUMBER ( 16 )
\r
107 #define portNVIC_IP_REGISTERS_OFFSET_16 ( 0xE000E3F0 )
\r
108 #define portAIRCR_REG ( * ( ( volatile unsigned long * ) 0xE000ED0C ) )
\r
109 #define portMAX_8_BIT_VALUE ( ( unsigned char ) 0xff )
\r
110 #define portTOP_BIT_OF_BYTE ( ( unsigned char ) 0x80 )
\r
111 #define portMAX_PRIGROUP_BITS ( ( unsigned char ) 7 )
\r
112 #define portPRIORITY_GROUP_MASK ( 0x07UL << 8UL )
\r
113 #define portPRIGROUP_SHIFT ( 8UL )
\r
115 /* Constants required to manipulate the VFP. */
\r
116 #define portFPCCR ( ( volatile unsigned long * ) 0xe000ef34 ) /* Floating point context control register. */
\r
117 #define portASPEN_AND_LSPEN_BITS ( 0x3UL << 30UL )
\r
119 /* Constants required to set up the initial stack. */
\r
120 #define portINITIAL_XPSR ( 0x01000000 )
\r
121 #define portINITIAL_EXEC_RETURN ( 0xfffffffd )
\r
123 /* The systick is a 24-bit counter. */
\r
124 #define portMAX_24_BIT_NUMBER ( 0xffffffUL )
\r
126 /* A fiddle factor to estimate the number of SysTick counts that would have
\r
127 occurred while the SysTick counter is stopped during tickless idle
\r
129 #define portMISSED_COUNTS_FACTOR ( 45UL )
\r
132 /* Each task maintains its own interrupt status in the critical nesting
\r
134 static unsigned portBASE_TYPE uxCriticalNesting = 0xaaaaaaaa;
\r
137 * Setup the timer to generate the tick interrupts. The implementation in this
\r
138 * file is weak to allow application writers to change the timer used to
\r
139 * generate the tick interrupt.
\r
141 void vPortSetupTimerInterrupt( void );
\r
144 * Exception handlers.
\r
146 void xPortSysTickHandler( void );
\r
149 * Start first task is a separate function so it can be tested in isolation.
\r
151 extern void vPortStartFirstTask( void );
\r
156 extern void vPortEnableVFP( void );
\r
159 * Used to catch tasks that attempt to return from their implementing function.
\r
161 static void prvTaskExitError( void );
\r
163 /*-----------------------------------------------------------*/
\r
166 * The number of SysTick increments that make up one tick period.
\r
168 #if configUSE_TICKLESS_IDLE == 1
\r
169 static unsigned long ulTimerCountsForOneTick = 0;
\r
170 #endif /* configUSE_TICKLESS_IDLE */
\r
173 * The maximum number of tick periods that can be suppressed is limited by the
\r
174 * 24 bit resolution of the SysTick timer.
\r
176 #if configUSE_TICKLESS_IDLE == 1
\r
177 static unsigned long xMaximumPossibleSuppressedTicks = 0;
\r
178 #endif /* configUSE_TICKLESS_IDLE */
\r
181 * Compensate for the CPU cycles that pass while the SysTick is stopped (low
\r
182 * power functionality only.
\r
184 #if configUSE_TICKLESS_IDLE == 1
\r
185 static unsigned long ulStoppedTimerCompensation = 0;
\r
186 #endif /* configUSE_TICKLESS_IDLE */
\r
189 * Used by the portASSERT_IF_INTERRUPT_PRIORITY_INVALID() macro to ensure
\r
190 * FreeRTOS API functions are not called from interrupts that have been assigned
\r
191 * a priority above configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
193 #if ( configASSERT_DEFINED == 1 )
\r
194 static unsigned char ucMaxSysCallPriority = 0;
\r
195 static unsigned long ulMaxPRIGROUPValue = 0;
\r
196 static const volatile unsigned char * const pcInterruptPriorityRegisters = ( const volatile unsigned char * const ) portNVIC_IP_REGISTERS_OFFSET_16;
\r
197 #endif /* configASSERT_DEFINED */
\r
199 /*-----------------------------------------------------------*/
\r
202 * See header file for description.
\r
204 portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
\r
206 /* Simulate the stack frame as it would be created by a context switch
\r
209 /* Offset added to account for the way the MCU uses the stack on entry/exit
\r
210 of interrupts, and to ensure alignment. */
\r
213 *pxTopOfStack = portINITIAL_XPSR; /* xPSR */
\r
215 *pxTopOfStack = ( portSTACK_TYPE ) pxCode; /* PC */
\r
217 *pxTopOfStack = ( portSTACK_TYPE ) prvTaskExitError; /* LR */
\r
219 /* Save code space by skipping register initialisation. */
\r
220 pxTopOfStack -= 5; /* R12, R3, R2 and R1. */
\r
221 *pxTopOfStack = ( portSTACK_TYPE ) pvParameters; /* R0 */
\r
223 /* A save method is being used that requires each task to maintain its
\r
224 own exec return value. */
\r
226 *pxTopOfStack = portINITIAL_EXEC_RETURN;
\r
228 pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
\r
230 return pxTopOfStack;
\r
232 /*-----------------------------------------------------------*/
\r
234 static void prvTaskExitError( void )
\r
236 /* A function that implements a task must not exit or attempt to return to
\r
237 its caller as there is nothing to return to. If a task wants to exit it
\r
238 should instead call vTaskDelete( NULL ).
\r
240 Artificially force an assert() to be triggered if configASSERT() is
\r
241 defined, then stop here so application writers can catch the error. */
\r
242 configASSERT( uxCriticalNesting == ~0UL );
\r
243 portDISABLE_INTERRUPTS();
\r
246 /*-----------------------------------------------------------*/
\r
249 * See header file for description.
\r
251 portBASE_TYPE xPortStartScheduler( void )
\r
253 #if( configASSERT_DEFINED == 1 )
\r
255 volatile unsigned long ulOriginalPriority;
\r
256 volatile char * const pcFirstUserPriorityRegister = ( volatile char * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
\r
257 volatile unsigned char ucMaxPriorityValue;
\r
259 /* Determine the maximum priority from which ISR safe FreeRTOS API
\r
260 functions can be called. ISR safe functions are those that end in
\r
261 "FromISR". FreeRTOS maintains separate thread and ISR API functions to
\r
262 ensure interrupt entry is as fast and simple as possible.
\r
264 Save the interrupt priority value that is about to be clobbered. */
\r
265 ulOriginalPriority = *pcFirstUserPriorityRegister;
\r
267 /* Determine the number of priority bits available. First write to all
\r
269 *pcFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
\r
271 /* Read the value back to see how many bits stuck. */
\r
272 ucMaxPriorityValue = *pcFirstUserPriorityRegister;
\r
274 /* Use the same mask on the maximum system call priority. */
\r
275 ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
\r
277 /* Calculate the maximum acceptable priority group value for the number
\r
278 of bits read back. */
\r
279 ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
\r
280 while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
\r
282 ulMaxPRIGROUPValue--;
\r
283 ucMaxPriorityValue <<= ( unsigned char ) 0x01;
\r
286 /* Shift the priority group value back to its position within the AIRCR
\r
288 ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
\r
289 ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
\r
291 /* Restore the clobbered interrupt priority register to its original
\r
293 *pcFirstUserPriorityRegister = ulOriginalPriority;
\r
295 #endif /* conifgASSERT_DEFINED */
\r
297 /* Make PendSV and SysTick the lowest priority interrupts. */
\r
298 portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
\r
299 portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
\r
301 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
303 vPortSetupTimerInterrupt();
\r
305 /* Initialise the critical nesting count ready for the first task. */
\r
306 uxCriticalNesting = 0;
\r
308 /* Ensure the VFP is enabled - it should be anyway. */
\r
311 /* Lazy save always. */
\r
312 *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
\r
314 /* Start the first task. */
\r
315 vPortStartFirstTask();
\r
317 /* Should not get here! */
\r
320 /*-----------------------------------------------------------*/
\r
322 void vPortEndScheduler( void )
\r
324 /* It is unlikely that the CM4F port will require this function as there
\r
325 is nothing to return to. */
\r
327 /*-----------------------------------------------------------*/
\r
329 void vPortYield( void )
\r
331 /* Set a PendSV to request a context switch. */
\r
332 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
334 /* Barriers are normally not required but do ensure the code is completely
\r
335 within the specified behaviour for the architecture. */
\r
339 /*-----------------------------------------------------------*/
\r
341 void vPortEnterCritical( void )
\r
343 portDISABLE_INTERRUPTS();
\r
344 uxCriticalNesting++;
\r
348 /*-----------------------------------------------------------*/
\r
350 void vPortExitCritical( void )
\r
352 uxCriticalNesting--;
\r
353 if( uxCriticalNesting == 0 )
\r
355 portENABLE_INTERRUPTS();
\r
358 /*-----------------------------------------------------------*/
\r
360 void xPortSysTickHandler( void )
\r
362 /* The SysTick runs at the lowest interrupt priority, so when this interrupt
\r
363 executes all interrupts must be unmasked. There is therefore no need to
\r
364 save and then restore the interrupt mask value as its value is already
\r
366 ( void ) portSET_INTERRUPT_MASK_FROM_ISR();
\r
368 /* Increment the RTOS tick. */
\r
369 if( xTaskIncrementTick() != pdFALSE )
\r
371 /* A context switch is required. Context switching is performed in
\r
372 the PendSV interrupt. Pend the PendSV interrupt. */
\r
373 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
376 portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
\r
378 /*-----------------------------------------------------------*/
\r
380 #if configUSE_TICKLESS_IDLE == 1
\r
382 __weak void vPortSuppressTicksAndSleep( portTickType xExpectedIdleTime )
\r
384 unsigned long ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements;
\r
385 portTickType xModifiableIdleTime;
\r
387 /* Make sure the SysTick reload value does not overflow the counter. */
\r
388 if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
\r
390 xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
\r
393 /* Stop the SysTick momentarily. The time the SysTick is stopped for
\r
394 is accounted for as best it can be, but using the tickless mode will
\r
395 inevitably result in some tiny drift of the time maintained by the
\r
396 kernel with respect to calendar time. */
\r
397 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT;
\r
399 /* Calculate the reload value required to wait xExpectedIdleTime
\r
400 tick periods. -1 is used because this code will execute part way
\r
401 through one of the tick periods. */
\r
402 ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
\r
403 if( ulReloadValue > ulStoppedTimerCompensation )
\r
405 ulReloadValue -= ulStoppedTimerCompensation;
\r
408 /* Enter a critical section but don't use the taskENTER_CRITICAL()
\r
409 method as that will mask interrupts that should exit sleep mode. */
\r
410 __disable_interrupt();
\r
412 /* If a context switch is pending or a task is waiting for the scheduler
\r
413 to be unsuspended then abandon the low power entry. */
\r
414 if( eTaskConfirmSleepModeStatus() == eAbortSleep )
\r
416 /* Restart from whatever is left in the count register to complete
\r
417 this tick period. */
\r
418 portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
420 /* Restart SysTick. */
\r
421 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
423 /* Reset the reload register to the value required for normal tick
\r
425 portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
\r
427 /* Re-enable interrupts - see comments above __disable_interrupt()
\r
429 __enable_interrupt();
\r
433 /* Set the new reload value. */
\r
434 portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
\r
436 /* Clear the SysTick count flag and set the count value back to
\r
438 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
440 /* Restart SysTick. */
\r
441 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
443 /* Sleep until something happens. configPRE_SLEEP_PROCESSING() can
\r
444 set its parameter to 0 to indicate that its implementation contains
\r
445 its own wait for interrupt or wait for event instruction, and so wfi
\r
446 should not be executed again. However, the original expected idle
\r
447 time variable must remain unmodified, so a copy is taken. */
\r
448 xModifiableIdleTime = xExpectedIdleTime;
\r
449 configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
\r
450 if( xModifiableIdleTime > 0 )
\r
456 configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
\r
458 /* Stop SysTick. Again, the time the SysTick is stopped for is
\r
459 accounted for as best it can be, but using the tickless mode will
\r
460 inevitably result in some tiny drift of the time maintained by the
\r
461 kernel with respect to calendar time. */
\r
462 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT;
\r
464 /* Re-enable interrupts - see comments above __disable_interrupt()
\r
466 __enable_interrupt();
\r
468 if( ( portNVIC_SYSTICK_CTRL_REG & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
\r
470 unsigned long ulCalculatedLoadValue;
\r
472 /* The tick interrupt has already executed, and the SysTick
\r
473 count reloaded with ulReloadValue. Reset the
\r
474 portNVIC_SYSTICK_LOAD_REG with whatever remains of this tick
\r
476 ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
\r
478 /* Don't allow a tiny value, or values that have somehow
\r
479 underflowed because the post sleep hook did something
\r
480 that took too long. */
\r
481 if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
\r
483 ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
\r
486 portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
\r
488 /* The tick interrupt handler will already have pended the tick
\r
489 processing in the kernel. As the pending tick will be
\r
490 processed as soon as this function exits, the tick value
\r
491 maintained by the tick is stepped forward by one less than the
\r
492 time spent waiting. */
\r
493 ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
\r
497 /* Something other than the tick interrupt ended the sleep.
\r
498 Work out how long the sleep lasted rounded to complete tick
\r
499 periods (not the ulReload value which accounted for part
\r
501 ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
503 /* How many complete tick periods passed while the processor
\r
505 ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
\r
507 /* The reload value is set to whatever fraction of a single tick
\r
509 portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1 ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
\r
512 /* Restart SysTick so it runs from portNVIC_SYSTICK_LOAD_REG
\r
513 again, then set portNVIC_SYSTICK_LOAD_REG back to its standard
\r
514 value. The critical section is used to ensure the tick interrupt
\r
515 can only execute once in the case that the reload register is near
\r
517 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
518 portENTER_CRITICAL();
\r
520 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
521 vTaskStepTick( ulCompleteTickPeriods );
\r
522 portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
\r
524 portEXIT_CRITICAL();
\r
528 #endif /* #if configUSE_TICKLESS_IDLE */
\r
529 /*-----------------------------------------------------------*/
\r
532 * Setup the systick timer to generate the tick interrupts at the required
\r
535 __weak void vPortSetupTimerInterrupt( void )
\r
537 /* Calculate the constants required to configure the tick interrupt. */
\r
538 #if configUSE_TICKLESS_IDLE == 1
\r
540 ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
\r
541 xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
\r
542 ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
\r
544 #endif /* configUSE_TICKLESS_IDLE */
\r
546 /* Configure SysTick to interrupt at the requested rate. */
\r
547 portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
\r
548 portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
\r
550 /*-----------------------------------------------------------*/
\r
552 #if( configASSERT_DEFINED == 1 )
\r
554 void vPortValidateInterruptPriority( void )
\r
556 unsigned long ulCurrentInterrupt;
\r
557 unsigned char ucCurrentPriority;
\r
559 /* Obtain the number of the currently executing interrupt. */
\r
560 __asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
\r
562 /* Is the interrupt number a user defined interrupt? */
\r
563 if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
\r
565 /* Look up the interrupt's priority. */
\r
566 ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
\r
568 /* The following assertion will fail if a service routine (ISR) for
\r
569 an interrupt that has been assigned a priority above
\r
570 configMAX_SYSCALL_INTERRUPT_PRIORITY calls an ISR safe FreeRTOS API
\r
571 function. ISR safe FreeRTOS API functions must *only* be called
\r
572 from interrupts that have been assigned a priority at or below
\r
573 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
575 Numerically low interrupt priority numbers represent logically high
\r
576 interrupt priorities, therefore the priority of the interrupt must
\r
577 be set to a value equal to or numerically *higher* than
\r
578 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
580 Interrupts that use the FreeRTOS API must not be left at their
\r
581 default priority of zero as that is the highest possible priority,
\r
582 which is guaranteed to be above configMAX_SYSCALL_INTERRUPT_PRIORITY,
\r
583 and therefore also guaranteed to be invalid.
\r
585 FreeRTOS maintains separate thread and ISR API functions to ensure
\r
586 interrupt entry is as fast and simple as possible.
\r
588 The following links provide detailed information:
\r
589 http://www.freertos.org/RTOS-Cortex-M3-M4.html
\r
590 http://www.freertos.org/FAQHelp.html */
\r
591 configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
\r
594 /* Priority grouping: The interrupt controller (NVIC) allows the bits
\r
595 that define each interrupt's priority to be split between bits that
\r
596 define the interrupt's pre-emption priority bits and bits that define
\r
597 the interrupt's sub-priority. For simplicity all bits must be defined
\r
598 to be pre-emption priority bits. The following assertion will fail if
\r
599 this is not the case (if some bits represent a sub-priority).
\r
601 If the application only uses CMSIS libraries for interrupt
\r
602 configuration then the correct setting can be achieved on all Cortex-M
\r
603 devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
\r
604 scheduler. Note however that some vendor specific peripheral libraries
\r
605 assume a non-zero priority group setting, in which cases using a value
\r
606 of zero will result in unpredicable behaviour. */
\r
607 configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
\r
610 #endif /* configASSERT_DEFINED */
\r