2 * FreeRTOS Kernel V10.0.0
\r
3 * Copyright (C) 2017 Amazon.com, Inc. or its affiliates. All Rights Reserved.
\r
5 * Permission is hereby granted, free of charge, to any person obtaining a copy of
\r
6 * this software and associated documentation files (the "Software"), to deal in
\r
7 * the Software without restriction, including without limitation the rights to
\r
8 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
\r
9 * the Software, and to permit persons to whom the Software is furnished to do so,
\r
10 * subject to the following conditions:
\r
12 * The above copyright notice and this permission notice shall be included in all
\r
13 * copies or substantial portions of the Software. If you wish to use our Amazon
\r
14 * FreeRTOS name, please do so in a fair use way that does not cause confusion.
\r
16 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
\r
17 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
\r
18 * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
\r
19 * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
\r
20 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
\r
21 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
\r
23 * http://www.FreeRTOS.org
\r
24 * http://aws.amazon.com/freertos
\r
26 * 1 tab == 4 spaces!
\r
29 #include <FreeRTOSConfig.h>
\r
35 EXTERN vTaskSwitchContext
\r
36 EXTERN vPortSVCHandler_C
\r
38 PUBLIC xPortPendSVHandler
\r
39 PUBLIC vPortSVCHandler
\r
40 PUBLIC vPortStartFirstTask
\r
41 PUBLIC vPortEnableVFP
\r
42 PUBLIC vPortRestoreContextOfFirstTask
\r
43 PUBLIC xPortRaisePrivilege
\r
45 /*-----------------------------------------------------------*/
\r
50 /* Get the location of the current TCB. */
\r
51 ldr r3, =pxCurrentTCB
\r
54 /* Is the task using the FPU context? If so, push high vfp registers. */
\r
57 vstmdbeq r0!, {s16-s31}
\r
59 /* Save the core registers. */
\r
61 stmdb r0!, {r1, r4-r11, r14}
\r
63 /* Save the new top of stack into the first member of the TCB. */
\r
67 mov r0, #configMAX_SYSCALL_INTERRUPT_PRIORITY
\r
71 bl vTaskSwitchContext
\r
76 /* The first item in pxCurrentTCB is the task top of stack. */
\r
79 /* Move onto the second item in the TCB... */
\r
81 /* Region Base Address register. */
\r
83 /* Read 4 sets of MPU registers. */
\r
85 /* Write 4 sets of MPU registers. */
\r
87 /* Pop the registers that are not automatically saved on exception entry. */
\r
88 ldmia r0!, {r3-r11, r14}
\r
91 /* Is the task using the FPU context? If so, pop the high vfp registers
\r
95 vldmiaeq r0!, {s16-s31}
\r
103 /*-----------------------------------------------------------*/
\r
106 #ifndef USE_PROCESS_STACK /* Code should not be required if a main() is using the process stack. */
\r
114 b vPortSVCHandler_C
\r
116 /*-----------------------------------------------------------*/
\r
118 vPortStartFirstTask
\r
119 /* Use the NVIC offset register to locate the stack. */
\r
120 ldr r0, =0xE000ED08
\r
123 /* Set the msp back to the start of the stack. */
\r
125 /* Clear the bit that indicates the FPU is in use in case the FPU was used
\r
126 before the scheduler was started - which would otherwise result in the
\r
127 unnecessary leaving of space in the SVC stack for lazy saving of FPU
\r
131 /* Call SVC to start the first task. */
\r
138 /*-----------------------------------------------------------*/
\r
140 vPortRestoreContextOfFirstTask
\r
141 /* Use the NVIC offset register to locate the stack. */
\r
142 ldr r0, =0xE000ED08
\r
145 /* Set the msp back to the start of the stack. */
\r
147 /* Restore the context. */
\r
148 ldr r3, =pxCurrentTCB
\r
150 /* The first item in the TCB is the task top of stack. */
\r
152 /* Move onto the second item in the TCB... */
\r
154 /* Region Base Address register. */
\r
155 ldr r2, =0xe000ed9c
\r
156 /* Read 4 sets of MPU registers. */
\r
157 ldmia r1!, {r4-r11}
\r
158 /* Write 4 sets of MPU registers. */
\r
159 stmia r2!, {r4-r11}
\r
160 /* Pop the registers that are not automatically saved on exception entry. */
\r
161 ldmia r0!, {r3-r11, r14}
\r
163 /* Restore the task stack pointer. */
\r
169 /*-----------------------------------------------------------*/
\r
172 /* The FPU enable bits are in the CPACR. */
\r
173 ldr.w r0, =0xE000ED88
\r
176 /* Enable CP10 and CP11 coprocessors, then save back. */
\r
177 orr r1, r1, #( 0xf << 20 )
\r
181 /*-----------------------------------------------------------*/
\r
183 xPortRaisePrivilege
\r
185 /* Is the task running privileged? */
\r
188 /* CONTROL[0]!=0, return false. */
\r
190 /* Switch to privileged. */
\r
191 svcne 2 /* 2 == portSVC_RAISE_PRIVILEGE */
\r
192 /* CONTROL[0]==0, return true. */
\r