2 FreeRTOS V7.3.0 - Copyright (C) 2012 Real Time Engineers Ltd.
\r
4 FEATURES AND PORTS ARE ADDED TO FREERTOS ALL THE TIME. PLEASE VISIT
\r
5 http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 ***************************************************************************
\r
9 * FreeRTOS tutorial books are available in pdf and paperback. *
\r
10 * Complete, revised, and edited pdf reference manuals are also *
\r
13 * Purchasing FreeRTOS documentation will not only help you, by *
\r
14 * ensuring you get running as quickly as possible and with an *
\r
15 * in-depth knowledge of how to use FreeRTOS, it will also help *
\r
16 * the FreeRTOS project to continue with its mission of providing *
\r
17 * professional grade, cross platform, de facto standard solutions *
\r
18 * for microcontrollers - completely free of charge! *
\r
20 * >>> See http://www.FreeRTOS.org/Documentation for details. <<< *
\r
22 * Thank you for using FreeRTOS, and thank you for your support! *
\r
24 ***************************************************************************
\r
27 This file is part of the FreeRTOS distribution.
\r
29 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
30 the terms of the GNU General Public License (version 2) as published by the
\r
31 Free Software Foundation AND MODIFIED BY the FreeRTOS exception.
\r
32 >>>NOTE<<< The modification to the GPL is included to allow you to
\r
33 distribute a combined work that includes FreeRTOS without being obliged to
\r
34 provide the source code for proprietary components outside of the FreeRTOS
\r
35 kernel. FreeRTOS is distributed in the hope that it will be useful, but
\r
36 WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY
\r
37 or FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
\r
38 more details. You should have received a copy of the GNU General Public
\r
39 License and the FreeRTOS license exception along with FreeRTOS; if not it
\r
40 can be viewed here: http://www.freertos.org/a00114.html and also obtained
\r
41 by writing to Richard Barry, contact details for whom are available on the
\r
46 ***************************************************************************
\r
48 * Having a problem? Start by reading the FAQ "My application does *
\r
49 * not run, what could be wrong?" *
\r
51 * http://www.FreeRTOS.org/FAQHelp.html *
\r
53 ***************************************************************************
\r
56 http://www.FreeRTOS.org - Documentation, training, latest versions, license
\r
57 and contact details.
\r
59 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
60 including FreeRTOS+Trace - an indispensable productivity tool.
\r
62 Real Time Engineers ltd license FreeRTOS to High Integrity Systems, who sell
\r
63 the code with commercial support, indemnification, and middleware, under
\r
64 the OpenRTOS brand: http://www.OpenRTOS.com. High Integrity Systems also
\r
65 provide a safety engineered and independently SIL3 certified version under
\r
66 the SafeRTOS brand: http://www.SafeRTOS.com.
\r
69 #include "FreeRTOSConfig.h"
\r
71 #define portCONTEXT_SIZE 132
\r
72 #define portEPC_STACK_LOCATION 124
\r
73 #define portSTATUS_STACK_LOCATION 128
\r
75 /******************************************************************/
\r
76 .macro portSAVE_CONTEXT
\r
78 /* Make room for the context. First save the current status so we can
\r
79 manipulate it, and the cause and EPC registers so we capture their
\r
80 original values in case of interrupt nesting. */
\r
82 addiu sp, sp, -portCONTEXT_SIZE
\r
83 mfc0 k1, _CP0_STATUS
\r
85 /* Also save s6 and s5 so we can use them during this interrupt. Any
\r
86 nesting interrupts should maintain the values of these registers
\r
90 sw k1, portSTATUS_STACK_LOCATION(sp)
\r
92 /* Enable interrupts above the current priority. */
\r
97 /* s5 is used as the frame pointer. */
\r
100 /* Check the nesting count value. */
\r
101 la k0, uxInterruptNesting
\r
104 /* If the nesting count is 0 then swap to the the system stack, otherwise
\r
105 the system stack is already being used. */
\r
109 /* Swap to the system stack. */
\r
110 la sp, xISRStackTop
\r
113 /* Increment and save the nesting count. */
\r
117 /* s6 holds the EPC value, this is saved after interrupts are re-enabled. */
\r
120 /* Re-enable interrupts. */
\r
121 mtc0 k1, _CP0_STATUS
\r
123 /* Save the context into the space just created. s6 is saved again
\r
124 here as it now contains the EPC value. No other s registers need be
\r
144 sw s6, portEPC_STACK_LOCATION(s5)
\r
147 /* s6 is used as a scratch register. */
\r
153 /* Update the task stack pointer value if nesting is zero. */
\r
154 la s6, uxInterruptNesting
\r
160 /* Save the stack pointer. */
\r
161 la s6, uxSavedTaskStackPointer
\r
166 /******************************************************************/
\r
167 .macro portRESTORE_CONTEXT
\r
169 /* Restore the stack pointer from the TCB. This is only done if the
\r
170 nesting count is 1. */
\r
171 la s6, uxInterruptNesting
\r
176 la s6, uxSavedTaskStackPointer
\r
179 /* Restore the context. */
\r
185 /* s6 is loaded as it was used as a scratch register and therefore saved
\r
186 as part of the interrupt context. */
\r
207 /* Protect access to the k registers, and others. */
\r
210 /* Decrement the nesting count. */
\r
211 la k0, uxInterruptNesting
\r
216 lw k0, portSTATUS_STACK_LOCATION(s5)
\r
217 lw k1, portEPC_STACK_LOCATION(s5)
\r
219 /* Leave the stack how we found it. First load sp from s5, then restore
\r
220 s5 from the stack. */
\r
223 addiu sp, sp, portCONTEXT_SIZE
\r
225 mtc0 k0, _CP0_STATUS
\r