2 FreeRTOS V9.0.0rc2 - Copyright (C) 2016 Real Time Engineers Ltd.
\r
5 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
7 This file is part of the FreeRTOS distribution.
\r
9 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
10 the terms of the GNU General Public License (version 2) as published by the
\r
11 Free Software Foundation >>>> AND MODIFIED BY <<<< the FreeRTOS exception.
\r
13 ***************************************************************************
\r
14 >>! NOTE: The modification to the GPL is included to allow you to !<<
\r
15 >>! distribute a combined work that includes FreeRTOS without being !<<
\r
16 >>! obliged to provide the source code for proprietary components !<<
\r
17 >>! outside of the FreeRTOS kernel. !<<
\r
18 ***************************************************************************
\r
20 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
21 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
22 FOR A PARTICULAR PURPOSE. Full license text is available on the following
\r
23 link: http://www.freertos.org/a00114.html
\r
25 ***************************************************************************
\r
27 * FreeRTOS provides completely free yet professionally developed, *
\r
28 * robust, strictly quality controlled, supported, and cross *
\r
29 * platform software that is more than just the market leader, it *
\r
30 * is the industry's de facto standard. *
\r
32 * Help yourself get started quickly while simultaneously helping *
\r
33 * to support the FreeRTOS project by purchasing a FreeRTOS *
\r
34 * tutorial book, reference manual, or both: *
\r
35 * http://www.FreeRTOS.org/Documentation *
\r
37 ***************************************************************************
\r
39 http://www.FreeRTOS.org/FAQHelp.html - Having a problem? Start by reading
\r
40 the FAQ page "My application does not run, what could be wrong?". Have you
\r
41 defined configASSERT()?
\r
43 http://www.FreeRTOS.org/support - In return for receiving this top quality
\r
44 embedded software for free we request you assist our global community by
\r
45 participating in the support forum.
\r
47 http://www.FreeRTOS.org/training - Investing in training allows your team to
\r
48 be as productive as possible as early as possible. Now you can receive
\r
49 FreeRTOS training directly from Richard Barry, CEO of Real Time Engineers
\r
50 Ltd, and the world's leading authority on the world's leading RTOS.
\r
52 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
53 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
54 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
56 http://www.FreeRTOS.org/labs - Where new FreeRTOS products go to incubate.
\r
57 Come and try FreeRTOS+TCP, our new open source TCP/IP stack for FreeRTOS.
\r
59 http://www.OpenRTOS.com - Real Time Engineers ltd. license FreeRTOS to High
\r
60 Integrity Systems ltd. to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
61 licenses offer ticketed support, indemnification and commercial middleware.
\r
63 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
64 engineered and independently SIL3 certified version for use in safety and
\r
65 mission critical applications that require provable dependability.
\r
70 /*-----------------------------------------------------------
\r
71 * Implementation of functions defined in portable.h for the ARM CM3 port.
\r
72 *----------------------------------------------------------*/
\r
74 /* Scheduler includes. */
\r
75 #include "FreeRTOS.h"
\r
78 #ifndef configKERNEL_INTERRUPT_PRIORITY
\r
79 #define configKERNEL_INTERRUPT_PRIORITY 255
\r
82 #if configMAX_SYSCALL_INTERRUPT_PRIORITY == 0
\r
83 #error configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0. See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
\r
86 #ifndef configSYSTICK_CLOCK_HZ
\r
87 #define configSYSTICK_CLOCK_HZ configCPU_CLOCK_HZ
\r
88 /* Ensure the SysTick is clocked at the same frequency as the core. */
\r
89 #define portNVIC_SYSTICK_CLK_BIT ( 1UL << 2UL )
\r
91 /* The way the SysTick is clocked is not modified in case it is not the same
\r
93 #define portNVIC_SYSTICK_CLK_BIT ( 0 )
\r
96 /* The __weak attribute does not work as you might expect with the Keil tools
\r
97 so the configOVERRIDE_DEFAULT_TICK_CONFIGURATION constant must be set to 1 if
\r
98 the application writer wants to provide their own implementation of
\r
99 vPortSetupTimerInterrupt(). Ensure configOVERRIDE_DEFAULT_TICK_CONFIGURATION
\r
101 #ifndef configOVERRIDE_DEFAULT_TICK_CONFIGURATION
\r
102 #define configOVERRIDE_DEFAULT_TICK_CONFIGURATION 0
\r
105 /* Constants required to manipulate the core. Registers first... */
\r
106 #define portNVIC_SYSTICK_CTRL_REG ( * ( ( volatile uint32_t * ) 0xe000e010 ) )
\r
107 #define portNVIC_SYSTICK_LOAD_REG ( * ( ( volatile uint32_t * ) 0xe000e014 ) )
\r
108 #define portNVIC_SYSTICK_CURRENT_VALUE_REG ( * ( ( volatile uint32_t * ) 0xe000e018 ) )
\r
109 #define portNVIC_SYSPRI2_REG ( * ( ( volatile uint32_t * ) 0xe000ed20 ) )
\r
110 /* ...then bits in the registers. */
\r
111 #define portNVIC_SYSTICK_INT_BIT ( 1UL << 1UL )
\r
112 #define portNVIC_SYSTICK_ENABLE_BIT ( 1UL << 0UL )
\r
113 #define portNVIC_SYSTICK_COUNT_FLAG_BIT ( 1UL << 16UL )
\r
114 #define portNVIC_PENDSVCLEAR_BIT ( 1UL << 27UL )
\r
115 #define portNVIC_PEND_SYSTICK_CLEAR_BIT ( 1UL << 25UL )
\r
117 /* Masks off all bits but the VECTACTIVE bits in the ICSR register. */
\r
118 #define portVECTACTIVE_MASK ( 0xFFUL )
\r
120 #define portNVIC_PENDSV_PRI ( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) << 16UL )
\r
121 #define portNVIC_SYSTICK_PRI ( ( ( uint32_t ) configKERNEL_INTERRUPT_PRIORITY ) << 24UL )
\r
123 /* Constants required to check the validity of an interrupt priority. */
\r
124 #define portFIRST_USER_INTERRUPT_NUMBER ( 16 )
\r
125 #define portNVIC_IP_REGISTERS_OFFSET_16 ( 0xE000E3F0 )
\r
126 #define portAIRCR_REG ( * ( ( volatile uint32_t * ) 0xE000ED0C ) )
\r
127 #define portMAX_8_BIT_VALUE ( ( uint8_t ) 0xff )
\r
128 #define portTOP_BIT_OF_BYTE ( ( uint8_t ) 0x80 )
\r
129 #define portMAX_PRIGROUP_BITS ( ( uint8_t ) 7 )
\r
130 #define portPRIORITY_GROUP_MASK ( 0x07UL << 8UL )
\r
131 #define portPRIGROUP_SHIFT ( 8UL )
\r
133 /* Constants required to set up the initial stack. */
\r
134 #define portINITIAL_XPSR ( 0x01000000 )
\r
136 /* The systick is a 24-bit counter. */
\r
137 #define portMAX_24_BIT_NUMBER ( 0xffffffUL )
\r
139 /* A fiddle factor to estimate the number of SysTick counts that would have
\r
140 occurred while the SysTick counter is stopped during tickless idle
\r
142 #define portMISSED_COUNTS_FACTOR ( 45UL )
\r
144 /* Each task maintains its own interrupt status in the critical nesting
\r
146 static UBaseType_t uxCriticalNesting = 0xaaaaaaaa;
\r
149 * Setup the timer to generate the tick interrupts. The implementation in this
\r
150 * file is weak to allow application writers to change the timer used to
\r
151 * generate the tick interrupt.
\r
153 void vPortSetupTimerInterrupt( void );
\r
156 * Exception handlers.
\r
158 void xPortPendSVHandler( void );
\r
159 void xPortSysTickHandler( void );
\r
160 void vPortSVCHandler( void );
\r
163 * Start first task is a separate function so it can be tested in isolation.
\r
165 static void prvStartFirstTask( void );
\r
168 * Used to catch tasks that attempt to return from their implementing function.
\r
170 static void prvTaskExitError( void );
\r
172 /*-----------------------------------------------------------*/
\r
175 * The number of SysTick increments that make up one tick period.
\r
177 #if configUSE_TICKLESS_IDLE == 1
\r
178 static uint32_t ulTimerCountsForOneTick = 0;
\r
179 #endif /* configUSE_TICKLESS_IDLE */
\r
182 * The maximum number of tick periods that can be suppressed is limited by the
\r
183 * 24 bit resolution of the SysTick timer.
\r
185 #if configUSE_TICKLESS_IDLE == 1
\r
186 static uint32_t xMaximumPossibleSuppressedTicks = 0;
\r
187 #endif /* configUSE_TICKLESS_IDLE */
\r
190 * Compensate for the CPU cycles that pass while the SysTick is stopped (low
\r
191 * power functionality only.
\r
193 #if configUSE_TICKLESS_IDLE == 1
\r
194 static uint32_t ulStoppedTimerCompensation = 0;
\r
195 #endif /* configUSE_TICKLESS_IDLE */
\r
198 * Used by the portASSERT_IF_INTERRUPT_PRIORITY_INVALID() macro to ensure
\r
199 * FreeRTOS API functions are not called from interrupts that have been assigned
\r
200 * a priority above configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
202 #if ( configASSERT_DEFINED == 1 )
\r
203 static uint8_t ucMaxSysCallPriority = 0;
\r
204 static uint32_t ulMaxPRIGROUPValue = 0;
\r
205 static const volatile uint8_t * const pcInterruptPriorityRegisters = ( uint8_t * ) portNVIC_IP_REGISTERS_OFFSET_16;
\r
206 #endif /* configASSERT_DEFINED */
\r
208 /*-----------------------------------------------------------*/
\r
211 * See header file for description.
\r
213 StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
\r
215 /* Simulate the stack frame as it would be created by a context switch
\r
217 pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
\r
218 *pxTopOfStack = portINITIAL_XPSR; /* xPSR */
\r
220 *pxTopOfStack = ( StackType_t ) pxCode; /* PC */
\r
222 *pxTopOfStack = ( StackType_t ) prvTaskExitError; /* LR */
\r
224 pxTopOfStack -= 5; /* R12, R3, R2 and R1. */
\r
225 *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
\r
226 pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
\r
228 return pxTopOfStack;
\r
230 /*-----------------------------------------------------------*/
\r
232 static void prvTaskExitError( void )
\r
234 /* A function that implements a task must not exit or attempt to return to
\r
235 its caller as there is nothing to return to. If a task wants to exit it
\r
236 should instead call vTaskDelete( NULL ).
\r
238 Artificially force an assert() to be triggered if configASSERT() is
\r
239 defined, then stop here so application writers can catch the error. */
\r
240 configASSERT( uxCriticalNesting == ~0UL );
\r
241 portDISABLE_INTERRUPTS();
\r
244 /*-----------------------------------------------------------*/
\r
246 __asm void vPortSVCHandler( void )
\r
250 ldr r3, =pxCurrentTCB /* Restore the context. */
\r
251 ldr r1, [r3] /* Use pxCurrentTCBConst to get the pxCurrentTCB address. */
\r
252 ldr r0, [r1] /* The first item in pxCurrentTCB is the task top of stack. */
\r
253 ldmia r0!, {r4-r11} /* Pop the registers that are not automatically saved on exception entry and the critical nesting count. */
\r
254 msr psp, r0 /* Restore the task stack pointer. */
\r
261 /*-----------------------------------------------------------*/
\r
263 __asm void prvStartFirstTask( void )
\r
267 /* Use the NVIC offset register to locate the stack. */
\r
268 ldr r0, =0xE000ED08
\r
272 /* Set the msp back to the start of the stack. */
\r
274 /* Globally enable interrupts. */
\r
279 /* Call SVC to start the first task. */
\r
284 /*-----------------------------------------------------------*/
\r
287 * See header file for description.
\r
289 BaseType_t xPortStartScheduler( void )
\r
291 #if( configASSERT_DEFINED == 1 )
\r
293 volatile uint32_t ulOriginalPriority;
\r
294 volatile uint8_t * const pucFirstUserPriorityRegister = ( uint8_t * ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
\r
295 volatile uint8_t ucMaxPriorityValue;
\r
297 /* Determine the maximum priority from which ISR safe FreeRTOS API
\r
298 functions can be called. ISR safe functions are those that end in
\r
299 "FromISR". FreeRTOS maintains separate thread and ISR API functions to
\r
300 ensure interrupt entry is as fast and simple as possible.
\r
302 Save the interrupt priority value that is about to be clobbered. */
\r
303 ulOriginalPriority = *pucFirstUserPriorityRegister;
\r
305 /* Determine the number of priority bits available. First write to all
\r
307 *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
\r
309 /* Read the value back to see how many bits stuck. */
\r
310 ucMaxPriorityValue = *pucFirstUserPriorityRegister;
\r
312 /* Use the same mask on the maximum system call priority. */
\r
313 ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
\r
315 /* Calculate the maximum acceptable priority group value for the number
\r
316 of bits read back. */
\r
317 ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
\r
318 while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
\r
320 ulMaxPRIGROUPValue--;
\r
321 ucMaxPriorityValue <<= ( uint8_t ) 0x01;
\r
324 /* Shift the priority group value back to its position within the AIRCR
\r
326 ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
\r
327 ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
\r
329 /* Restore the clobbered interrupt priority register to its original
\r
331 *pucFirstUserPriorityRegister = ulOriginalPriority;
\r
333 #endif /* conifgASSERT_DEFINED */
\r
335 /* Make PendSV and SysTick the lowest priority interrupts. */
\r
336 portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
\r
337 portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
\r
339 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
341 vPortSetupTimerInterrupt();
\r
343 /* Initialise the critical nesting count ready for the first task. */
\r
344 uxCriticalNesting = 0;
\r
346 /* Start the first task. */
\r
347 prvStartFirstTask();
\r
349 /* Should not get here! */
\r
352 /*-----------------------------------------------------------*/
\r
354 void vPortEndScheduler( void )
\r
356 /* Not implemented in ports where there is nothing to return to.
\r
357 Artificially force an assert. */
\r
358 configASSERT( uxCriticalNesting == 1000UL );
\r
360 /*-----------------------------------------------------------*/
\r
362 void vPortEnterCritical( void )
\r
364 portDISABLE_INTERRUPTS();
\r
365 uxCriticalNesting++;
\r
367 /* This is not the interrupt safe version of the enter critical function so
\r
368 assert() if it is being called from an interrupt context. Only API
\r
369 functions that end in "FromISR" can be used in an interrupt. Only assert if
\r
370 the critical nesting count is 1 to protect against recursive calls if the
\r
371 assert function also uses a critical section. */
\r
372 if( uxCriticalNesting == 1 )
\r
374 configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
\r
377 /*-----------------------------------------------------------*/
\r
379 void vPortExitCritical( void )
\r
381 configASSERT( uxCriticalNesting );
\r
382 uxCriticalNesting--;
\r
383 if( uxCriticalNesting == 0 )
\r
385 portENABLE_INTERRUPTS();
\r
388 /*-----------------------------------------------------------*/
\r
390 __asm void xPortPendSVHandler( void )
\r
392 extern uxCriticalNesting;
\r
393 extern pxCurrentTCB;
\r
394 extern vTaskSwitchContext;
\r
401 ldr r3, =pxCurrentTCB /* Get the location of the current TCB. */
\r
404 stmdb r0!, {r4-r11} /* Save the remaining registers. */
\r
405 str r0, [r2] /* Save the new top of stack into the first member of the TCB. */
\r
407 stmdb sp!, {r3, r14}
\r
408 mov r0, #configMAX_SYSCALL_INTERRUPT_PRIORITY
\r
412 bl vTaskSwitchContext
\r
415 ldmia sp!, {r3, r14}
\r
418 ldr r0, [r1] /* The first item in pxCurrentTCB is the task top of stack. */
\r
419 ldmia r0!, {r4-r11} /* Pop the registers and the critical nesting count. */
\r
425 /*-----------------------------------------------------------*/
\r
427 void xPortSysTickHandler( void )
\r
429 /* The SysTick runs at the lowest interrupt priority, so when this interrupt
\r
430 executes all interrupts must be unmasked. There is therefore no need to
\r
431 save and then restore the interrupt mask value as its value is already
\r
432 known - therefore the slightly faster vPortRaiseBASEPRI() function is used
\r
433 in place of portSET_INTERRUPT_MASK_FROM_ISR(). */
\r
434 vPortRaiseBASEPRI();
\r
436 /* Increment the RTOS tick. */
\r
437 if( xTaskIncrementTick() != pdFALSE )
\r
439 /* A context switch is required. Context switching is performed in
\r
440 the PendSV interrupt. Pend the PendSV interrupt. */
\r
441 portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
\r
444 vPortClearBASEPRIFromISR();
\r
446 /*-----------------------------------------------------------*/
\r
448 #if configUSE_TICKLESS_IDLE == 1
\r
450 __weak void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
\r
452 uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickCTRL;
\r
453 TickType_t xModifiableIdleTime;
\r
455 /* Make sure the SysTick reload value does not overflow the counter. */
\r
456 if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
\r
458 xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
\r
461 /* Stop the SysTick momentarily. The time the SysTick is stopped for
\r
462 is accounted for as best it can be, but using the tickless mode will
\r
463 inevitably result in some tiny drift of the time maintained by the
\r
464 kernel with respect to calendar time. */
\r
465 portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
\r
467 /* Calculate the reload value required to wait xExpectedIdleTime
\r
468 tick periods. -1 is used because this code will execute part way
\r
469 through one of the tick periods. */
\r
470 ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
\r
471 if( ulReloadValue > ulStoppedTimerCompensation )
\r
473 ulReloadValue -= ulStoppedTimerCompensation;
\r
476 /* Enter a critical section but don't use the taskENTER_CRITICAL()
\r
477 method as that will mask interrupts that should exit sleep mode. */
\r
480 /* If a context switch is pending or a task is waiting for the scheduler
\r
481 to be unsuspended then abandon the low power entry. */
\r
482 if( eTaskConfirmSleepModeStatus() == eAbortSleep )
\r
484 /* Restart from whatever is left in the count register to complete
\r
485 this tick period. */
\r
486 portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
488 /* Restart SysTick. */
\r
489 portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
\r
491 /* Reset the reload register to the value required for normal tick
\r
493 portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
\r
495 /* Re-enable interrupts - see comments above __disable_irq() call
\r
501 /* Set the new reload value. */
\r
502 portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
\r
504 /* Clear the SysTick count flag and set the count value back to
\r
506 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
508 /* Restart SysTick. */
\r
509 portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
\r
511 /* Sleep until something happens. configPRE_SLEEP_PROCESSING() can
\r
512 set its parameter to 0 to indicate that its implementation contains
\r
513 its own wait for interrupt or wait for event instruction, and so wfi
\r
514 should not be executed again. However, the original expected idle
\r
515 time variable must remain unmodified, so a copy is taken. */
\r
516 xModifiableIdleTime = xExpectedIdleTime;
\r
517 configPRE_SLEEP_PROCESSING( xModifiableIdleTime );
\r
518 if( xModifiableIdleTime > 0 )
\r
520 __dsb( portSY_FULL_READ_WRITE );
\r
522 __isb( portSY_FULL_READ_WRITE );
\r
524 configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
\r
526 /* Stop SysTick. Again, the time the SysTick is stopped for is
\r
527 accounted for as best it can be, but using the tickless mode will
\r
528 inevitably result in some tiny drift of the time maintained by the
\r
529 kernel with respect to calendar time. */
\r
530 ulSysTickCTRL = portNVIC_SYSTICK_CTRL_REG;
\r
531 portNVIC_SYSTICK_CTRL_REG = ( ulSysTickCTRL & ~portNVIC_SYSTICK_ENABLE_BIT );
\r
533 /* Re-enable interrupts - see comments above __disable_irq() call
\r
537 if( ( ulSysTickCTRL & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
\r
539 uint32_t ulCalculatedLoadValue;
\r
541 /* The tick interrupt has already executed, and the SysTick
\r
542 count reloaded with ulReloadValue. Reset the
\r
543 portNVIC_SYSTICK_LOAD_REG with whatever remains of this tick
\r
545 ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
\r
547 /* Don't allow a tiny value, or values that have somehow
\r
548 underflowed because the post sleep hook did something
\r
549 that took too long. */
\r
550 if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
\r
552 ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
\r
555 portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
\r
557 /* The tick interrupt handler will already have pended the tick
\r
558 processing in the kernel. As the pending tick will be
\r
559 processed as soon as this function exits, the tick value
\r
560 maintained by the tick is stepped forward by one less than the
\r
561 time spent waiting. */
\r
562 ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
\r
566 /* Something other than the tick interrupt ended the sleep.
\r
567 Work out how long the sleep lasted rounded to complete tick
\r
568 periods (not the ulReload value which accounted for part
\r
570 ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
\r
572 /* How many complete tick periods passed while the processor
\r
574 ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
\r
576 /* The reload value is set to whatever fraction of a single tick
\r
578 portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1UL ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
\r
581 /* Restart SysTick so it runs from portNVIC_SYSTICK_LOAD_REG
\r
582 again, then set portNVIC_SYSTICK_LOAD_REG back to its standard
\r
583 value. The critical section is used to ensure the tick interrupt
\r
584 can only execute once in the case that the reload register is near
\r
586 portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
\r
587 portENTER_CRITICAL();
\r
589 portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
\r
590 vTaskStepTick( ulCompleteTickPeriods );
\r
591 portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
\r
593 portEXIT_CRITICAL();
\r
597 #endif /* #if configUSE_TICKLESS_IDLE */
\r
599 /*-----------------------------------------------------------*/
\r
602 * Setup the SysTick timer to generate the tick interrupts at the required
\r
605 #if configOVERRIDE_DEFAULT_TICK_CONFIGURATION == 0
\r
607 void vPortSetupTimerInterrupt( void )
\r
609 /* Calculate the constants required to configure the tick interrupt. */
\r
610 #if configUSE_TICKLESS_IDLE == 1
\r
612 ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
\r
613 xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
\r
614 ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
\r
616 #endif /* configUSE_TICKLESS_IDLE */
\r
618 /* Configure SysTick to interrupt at the requested rate. */
\r
619 portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
\r
620 portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
\r
623 #endif /* configOVERRIDE_DEFAULT_TICK_CONFIGURATION */
\r
624 /*-----------------------------------------------------------*/
\r
626 __asm uint32_t vPortGetIPSR( void )
\r
633 /*-----------------------------------------------------------*/
\r
635 #if( configASSERT_DEFINED == 1 )
\r
637 void vPortValidateInterruptPriority( void )
\r
639 uint32_t ulCurrentInterrupt;
\r
640 uint8_t ucCurrentPriority;
\r
642 /* Obtain the number of the currently executing interrupt. */
\r
643 ulCurrentInterrupt = vPortGetIPSR();
\r
645 /* Is the interrupt number a user defined interrupt? */
\r
646 if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
\r
648 /* Look up the interrupt's priority. */
\r
649 ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
\r
651 /* The following assertion will fail if a service routine (ISR) for
\r
652 an interrupt that has been assigned a priority above
\r
653 configMAX_SYSCALL_INTERRUPT_PRIORITY calls an ISR safe FreeRTOS API
\r
654 function. ISR safe FreeRTOS API functions must *only* be called
\r
655 from interrupts that have been assigned a priority at or below
\r
656 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
658 Numerically low interrupt priority numbers represent logically high
\r
659 interrupt priorities, therefore the priority of the interrupt must
\r
660 be set to a value equal to or numerically *higher* than
\r
661 configMAX_SYSCALL_INTERRUPT_PRIORITY.
\r
663 Interrupts that use the FreeRTOS API must not be left at their
\r
664 default priority of zero as that is the highest possible priority,
\r
665 which is guaranteed to be above configMAX_SYSCALL_INTERRUPT_PRIORITY,
\r
666 and therefore also guaranteed to be invalid.
\r
668 FreeRTOS maintains separate thread and ISR API functions to ensure
\r
669 interrupt entry is as fast and simple as possible.
\r
671 The following links provide detailed information:
\r
672 http://www.freertos.org/RTOS-Cortex-M3-M4.html
\r
673 http://www.freertos.org/FAQHelp.html */
\r
674 configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
\r
677 /* Priority grouping: The interrupt controller (NVIC) allows the bits
\r
678 that define each interrupt's priority to be split between bits that
\r
679 define the interrupt's pre-emption priority bits and bits that define
\r
680 the interrupt's sub-priority. For simplicity all bits must be defined
\r
681 to be pre-emption priority bits. The following assertion will fail if
\r
682 this is not the case (if some bits represent a sub-priority).
\r
684 If the application only uses CMSIS libraries for interrupt
\r
685 configuration then the correct setting can be achieved on all Cortex-M
\r
686 devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
\r
687 scheduler. Note however that some vendor specific peripheral libraries
\r
688 assume a non-zero priority group setting, in which cases using a value
\r
689 of zero will result in unpredicable behaviour. */
\r
690 configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
\r
693 #endif /* configASSERT_DEFINED */
\r