2 FreeRTOS V7.5.1 - Copyright (C) 2013 Real Time Engineers Ltd.
\r
4 VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
\r
6 ***************************************************************************
\r
8 * FreeRTOS provides completely free yet professionally developed, *
\r
9 * robust, strictly quality controlled, supported, and cross *
\r
10 * platform software that has become a de facto standard. *
\r
12 * Help yourself get started quickly and support the FreeRTOS *
\r
13 * project by purchasing a FreeRTOS tutorial book, reference *
\r
14 * manual, or both from: http://www.FreeRTOS.org/Documentation *
\r
18 ***************************************************************************
\r
20 This file is part of the FreeRTOS distribution.
\r
22 FreeRTOS is free software; you can redistribute it and/or modify it under
\r
23 the terms of the GNU General Public License (version 2) as published by the
\r
24 Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.
\r
26 >>! NOTE: The modification to the GPL is included to allow you to distribute
\r
27 >>! a combined work that includes FreeRTOS without being obliged to provide
\r
28 >>! the source code for proprietary components outside of the FreeRTOS
\r
31 FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
\r
32 WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
\r
33 FOR A PARTICULAR PURPOSE. Full license text is available from the following
\r
34 link: http://www.freertos.org/a00114.html
\r
38 ***************************************************************************
\r
40 * Having a problem? Start by reading the FAQ "My application does *
\r
41 * not run, what could be wrong?" *
\r
43 * http://www.FreeRTOS.org/FAQHelp.html *
\r
45 ***************************************************************************
\r
47 http://www.FreeRTOS.org - Documentation, books, training, latest versions,
\r
48 license and Real Time Engineers Ltd. contact details.
\r
50 http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
\r
51 including FreeRTOS+Trace - an indispensable productivity tool, a DOS
\r
52 compatible FAT file system, and our tiny thread aware UDP/IP stack.
\r
54 http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
\r
55 Integrity Systems to sell under the OpenRTOS brand. Low cost OpenRTOS
\r
56 licenses offer ticketed support, indemnification and middleware.
\r
58 http://www.SafeRTOS.com - High Integrity Systems also provide a safety
\r
59 engineered and independently SIL3 certified version for use in safety and
\r
60 mission critical applications that require provable dependability.
\r
65 /*-----------------------------------------------------------
\r
66 * Implementation of functions defined in portable.h for the RX100 port.
\r
67 *----------------------------------------------------------*/
\r
69 /* Standard C includes. */
\r
72 /* Scheduler includes. */
\r
73 #include "FreeRTOS.h"
\r
76 /* Library includes. */
\r
79 /* Hardware specifics. */
\r
80 #include "iodefine.h"
\r
82 /*-----------------------------------------------------------*/
\r
84 /* Tasks should start with interrupts enabled and in Supervisor mode, therefore
\r
85 PSW is set with U and I set, and PM and IPL clear. */
\r
86 #define portINITIAL_PSW ( ( portSTACK_TYPE ) 0x00030000 )
\r
88 /* The peripheral clock is divided by this value before being supplying the
\r
90 #if ( configUSE_TICKLESS_IDLE == 0 )
\r
91 /* If tickless idle is not used then the divisor can be fixed. */
\r
92 #define portCLOCK_DIVISOR 8UL
\r
93 #elif ( configPERIPHERAL_CLOCK_HZ >= 12000000 )
\r
94 #define portCLOCK_DIVISOR 512UL
\r
95 #elif ( configPERIPHERAL_CLOCK_HZ >= 6000000 )
\r
96 #define portCLOCK_DIVISOR 128UL
\r
97 #elif ( configPERIPHERAL_CLOCK_HZ >= 1000000 )
\r
98 #define portCLOCK_DIVISOR 32UL
\r
100 #define portCLOCK_DIVISOR 8UL
\r
104 /* Keys required to lock and unlock access to certain system registers
\r
106 #define portUNLOCK_KEY 0xA50B
\r
107 #define portLOCK_KEY 0xA500
\r
109 /*-----------------------------------------------------------*/
\r
111 /* The following lines are to ensure vSoftwareInterruptEntry can be referenced,
\r
112 and therefore installed in the vector table, when the FreeRTOS code is built
\r
114 extern portBASE_TYPE vSoftwareInterruptEntry;
\r
115 const portBASE_TYPE * p_vSoftwareInterruptEntry = &vSoftwareInterruptEntry;
\r
117 /*-----------------------------------------------------------*/
\r
120 * Function to start the first task executing - written in asm code as direct
\r
121 * access to registers is required.
\r
123 static void prvStartFirstTask( void );
\r
126 * Software interrupt handler. Performs the actual context switch (saving and
\r
127 * restoring of registers). Written in asm code as direct register access is
\r
130 static void prvYieldHandler( void );
\r
133 * The entry point for the software interrupt handler. This is the function
\r
134 * that calls the inline asm function prvYieldHandler(). It is installed in
\r
135 * the vector table, but the code that installs it is in prvYieldHandler rather
\r
136 * than using a #pragma.
\r
138 void vSoftwareInterruptISR( void );
\r
141 * Sets up the periodic ISR used for the RTOS tick using the CMT.
\r
142 * The application writer can define configSETUP_TICK_INTERRUPT() (in
\r
143 * FreeRTOSConfig.h) such that their own tick interrupt configuration is used
\r
144 * in place of prvSetupTimerInterrupt().
\r
146 static void prvSetupTimerInterrupt( void );
\r
147 #ifndef configSETUP_TICK_INTERRUPT
\r
148 /* The user has not provided their own tick interrupt configuration so use
\r
149 the definition in this file (which uses the interval timer). */
\r
150 #define configSETUP_TICK_INTERRUPT() prvSetupTimerInterrupt()
\r
151 #endif /* configSETUP_TICK_INTERRUPT */
\r
154 * Called after the sleep mode registers have been configured, prvSleep()
\r
155 * executes the pre and post sleep macros, and actually calls the wait
\r
158 #if configUSE_TICKLESS_IDLE == 1
\r
159 static void prvSleep( portTickType xExpectedIdleTime );
\r
160 #endif /* configUSE_TICKLESS_IDLE */
\r
162 /*-----------------------------------------------------------*/
\r
164 /* These is accessed by the inline assembler functions. */
\r
165 extern void *pxCurrentTCB;
\r
166 extern void vTaskSwitchContext( void );
\r
168 /*-----------------------------------------------------------*/
\r
170 /* Calculate how many clock increments make up a single tick period. */
\r
171 static const unsigned long ulMatchValueForOneTick = ( ( configPERIPHERAL_CLOCK_HZ / portCLOCK_DIVISOR ) / configTICK_RATE_HZ );
\r
173 #if configUSE_TICKLESS_IDLE == 1
\r
175 /* Holds the maximum number of ticks that can be suppressed - which is
\r
176 basically how far into the future an interrupt can be generated. Set
\r
177 during initialisation. This is the maximum possible value that the
\r
178 compare match register can hold divided by ulMatchValueForOneTick. */
\r
179 static const portTickType xMaximumPossibleSuppressedTicks = USHRT_MAX / ( ( configPERIPHERAL_CLOCK_HZ / portCLOCK_DIVISOR ) / configTICK_RATE_HZ );
\r
181 /* Flag set from the tick interrupt to allow the sleep processing to know if
\r
182 sleep mode was exited because of a tick interrupt, or an interrupt
\r
183 generated by something else. */
\r
184 static volatile uint32_t ulTickFlag = pdFALSE;
\r
186 /* The CMT counter is stopped temporarily each time it is re-programmed.
\r
187 The following constant offsets the CMT counter match value by the number of
\r
188 CMT counts that would typically be missed while the counter was stopped to
\r
189 compensate for the lost time. The large difference between the divided CMT
\r
190 clock and the CPU clock means it is likely ulStoppedTimerCompensation will
\r
191 equal zero - and be optimised away. */
\r
192 static const unsigned long ulStoppedTimerCompensation = 100UL / ( configCPU_CLOCK_HZ / ( configPERIPHERAL_CLOCK_HZ / portCLOCK_DIVISOR ) );
\r
196 /*-----------------------------------------------------------*/
\r
199 * See header file for description.
\r
201 portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
\r
203 /* Offset to end up on 8 byte boundary. */
\r
206 /* R0 is not included as it is the stack pointer. */
\r
207 *pxTopOfStack = 0x00;
\r
209 *pxTopOfStack = 0x00;
\r
211 *pxTopOfStack = portINITIAL_PSW;
\r
213 *pxTopOfStack = ( portSTACK_TYPE ) pxCode;
\r
215 /* When debugging it can be useful if every register is set to a known
\r
216 value. Otherwise code space can be saved by just setting the registers
\r
217 that need to be set. */
\r
218 #ifdef USE_FULL_REGISTER_INITIALISATION
\r
221 *pxTopOfStack = 0x12345678; /* r15. */
\r
223 *pxTopOfStack = 0xaaaabbbb;
\r
225 *pxTopOfStack = 0xdddddddd;
\r
227 *pxTopOfStack = 0xcccccccc;
\r
229 *pxTopOfStack = 0xbbbbbbbb;
\r
231 *pxTopOfStack = 0xaaaaaaaa;
\r
233 *pxTopOfStack = 0x99999999;
\r
235 *pxTopOfStack = 0x88888888;
\r
237 *pxTopOfStack = 0x77777777;
\r
239 *pxTopOfStack = 0x66666666;
\r
241 *pxTopOfStack = 0x55555555;
\r
243 *pxTopOfStack = 0x44444444;
\r
245 *pxTopOfStack = 0x33333333;
\r
247 *pxTopOfStack = 0x22222222;
\r
252 /* Leave space for the registers that will get popped from the stack
\r
253 when the task first starts executing. */
\r
254 pxTopOfStack -= 15;
\r
258 *pxTopOfStack = ( portSTACK_TYPE ) pvParameters; /* R1 */
\r
260 *pxTopOfStack = 0x12345678; /* Accumulator. */
\r
262 *pxTopOfStack = 0x87654321; /* Accumulator. */
\r
264 return pxTopOfStack;
\r
266 /*-----------------------------------------------------------*/
\r
268 portBASE_TYPE xPortStartScheduler( void )
\r
270 /* Use pxCurrentTCB just so it does not get optimised away. */
\r
271 if( pxCurrentTCB != NULL )
\r
273 /* Call an application function to set up the timer that will generate
\r
274 the tick interrupt. This way the application can decide which
\r
275 peripheral to use. If tickless mode is used then the default
\r
276 implementation defined in this file (which uses CMT0) should not be
\r
278 configSETUP_TICK_INTERRUPT();
\r
280 /* Enable the software interrupt. */
\r
281 _IEN( _ICU_SWINT ) = 1;
\r
283 /* Ensure the software interrupt is clear. */
\r
284 _IR( _ICU_SWINT ) = 0;
\r
286 /* Ensure the software interrupt is set to the kernel priority. */
\r
287 _IPR( _ICU_SWINT ) = configKERNEL_INTERRUPT_PRIORITY;
\r
289 /* Start the first task. */
\r
290 prvStartFirstTask();
\r
293 /* Execution should not reach here as the tasks are now running!
\r
294 prvSetupTimerInterrupt() is called here to prevent the compiler outputting
\r
295 a warning about a statically declared function not being referenced in the
\r
296 case that the application writer has provided their own tick interrupt
\r
297 configuration routine (and defined configSETUP_TICK_INTERRUPT() such that
\r
298 their own routine will be called in place of prvSetupTimerInterrupt()). */
\r
299 prvSetupTimerInterrupt();
\r
301 /* Just to make sure the function is not optimised away. */
\r
302 ( void ) vSoftwareInterruptISR();
\r
304 /* Should not get here. */
\r
307 /*-----------------------------------------------------------*/
\r
309 #pragma inline_asm prvStartFirstTask
\r
310 static void prvStartFirstTask( void )
\r
312 /* When starting the scheduler there is nothing that needs moving to the
\r
313 interrupt stack because the function is not called from an interrupt.
\r
314 Just ensure the current stack is the user stack. */
\r
317 /* Obtain the location of the stack associated with which ever task
\r
318 pxCurrentTCB is currently pointing to. */
\r
319 MOV.L #_pxCurrentTCB, R15
\r
323 /* Restore the registers from the stack of the task pointed to by
\r
326 MVTACLO R15 /* Accumulator low 32 bits. */
\r
328 MVTACHI R15 /* Accumulator high 32 bits. */
\r
329 POPM R1-R15 /* R1 to R15 - R0 is not included as it is the SP. */
\r
330 RTE /* This pops the remaining registers. */
\r
334 /*-----------------------------------------------------------*/
\r
336 #pragma interrupt ( prvTickISR( vect = configTICK_VECTOR, enable ) )
\r
337 void prvTickISR( void )
\r
339 /* Increment the tick, and perform any processing the new tick value
\r
341 set_ipl( configMAX_SYSCALL_INTERRUPT_PRIORITY );
\r
343 if( xTaskIncrementTick() != pdFALSE )
\r
348 set_ipl( configKERNEL_INTERRUPT_PRIORITY );
\r
350 #if configUSE_TICKLESS_IDLE == 1
\r
352 /* The CPU woke because of a tick. */
\r
353 ulTickFlag = pdTRUE;
\r
355 /* If this is the first tick since exiting tickless mode then the CMT
\r
356 compare match value needs resetting. */
\r
357 CMT0.CMCOR = ( unsigned short ) ulMatchValueForOneTick;
\r
361 /*-----------------------------------------------------------*/
\r
363 void vSoftwareInterruptISR( void )
\r
367 /*-----------------------------------------------------------*/
\r
369 #pragma inline_asm prvYieldHandler
\r
370 static void prvYieldHandler( void )
\r
372 /* Re-enable interrupts. */
\r
375 /* Move the data that was automatically pushed onto the interrupt stack
\r
376 when the interrupt occurred from the interrupt stack to the user stack.
\r
378 R15 is saved before it is clobbered. */
\r
381 /* Read the user stack pointer. */
\r
384 /* Move the address down to the data being moved. */
\r
388 /* Copy the data across. */
\r
389 MOV.L [ R0 ], [ R15 ] ; R15
\r
390 MOV.L 4[ R0 ], 4[ R15 ] ; PC
\r
391 MOV.L 8[ R0 ], 8[ R15 ] ; PSW
\r
393 /* Move the interrupt stack pointer to its new correct position. */
\r
396 /* All the rest of the registers are saved directly to the user stack. */
\r
399 /* Save the rest of the general registers (R15 has been saved already). */
\r
402 /* Save the accumulator. */
\r
405 MVFACMI R15 ; Middle order word.
\r
406 SHLL #16, R15 ; Shifted left as it is restored to the low order word.
\r
409 /* Save the stack pointer to the TCB. */
\r
410 MOV.L #_pxCurrentTCB, R15
\r
414 /* Ensure the interrupt mask is set to the syscall priority while the
\r
415 kernel structures are being accessed. */
\r
416 MVTIPL #configMAX_SYSCALL_INTERRUPT_PRIORITY
\r
418 /* Select the next task to run. */
\r
419 BSR.A _vTaskSwitchContext
\r
421 /* Reset the interrupt mask as no more data structure access is
\r
423 MVTIPL #configKERNEL_INTERRUPT_PRIORITY
\r
425 /* Load the stack pointer of the task that is now selected as the Running
\r
426 state task from its TCB. */
\r
427 MOV.L #_pxCurrentTCB,R15
\r
431 /* Restore the context of the new task. The PSW (Program Status Word) and
\r
432 PC will be popped by the RTE instruction. */
\r
442 /*-----------------------------------------------------------*/
\r
444 void vPortEndScheduler( void )
\r
446 /* Not implemented as there is nothing to return to. */
\r
448 /* The following line is just to prevent the symbol getting optimised away. */
\r
449 ( void ) vTaskSwitchContext();
\r
451 /*-----------------------------------------------------------*/
\r
453 static void prvSetupTimerInterrupt( void )
\r
456 SYSTEM.PRCR.WORD = portUNLOCK_KEY;
\r
462 SYSTEM.PRCR.WORD = portLOCK_KEY;
\r
464 /* Interrupt on compare match. */
\r
465 CMT0.CMCR.BIT.CMIE = 1;
\r
467 /* Set the compare match value. */
\r
468 CMT0.CMCOR = ( unsigned short ) ulMatchValueForOneTick;
\r
470 /* Divide the PCLK. */
\r
471 #if portCLOCK_DIVISOR == 512
\r
473 CMT0.CMCR.BIT.CKS = 3;
\r
475 #elif portCLOCK_DIVISOR == 128
\r
477 CMT0.CMCR.BIT.CKS = 2;
\r
479 #elif portCLOCK_DIVISOR == 32
\r
481 CMT0.CMCR.BIT.CKS = 1;
\r
483 #elif portCLOCK_DIVISOR == 8
\r
485 CMT0.CMCR.BIT.CKS = 0;
\r
489 #error Invalid portCLOCK_DIVISOR setting
\r
494 /* Enable the interrupt... */
\r
495 _IEN( _CMT0_CMI0 ) = 1;
\r
497 /* ...and set its priority to the application defined kernel priority. */
\r
498 _IPR( _CMT0_CMI0 ) = configKERNEL_INTERRUPT_PRIORITY;
\r
500 /* Start the timer. */
\r
501 CMT.CMSTR0.BIT.STR0 = 1;
\r
503 /*-----------------------------------------------------------*/
\r
505 #if configUSE_TICKLESS_IDLE == 1
\r
507 static void prvSleep( portTickType xExpectedIdleTime )
\r
509 /* Allow the application to define some pre-sleep processing. */
\r
510 configPRE_SLEEP_PROCESSING( xExpectedIdleTime );
\r
512 /* xExpectedIdleTime being set to 0 by configPRE_SLEEP_PROCESSING()
\r
513 means the application defined code has already executed the WAIT
\r
515 if( xExpectedIdleTime > 0 )
\r
520 /* Allow the application to define some post sleep processing. */
\r
521 configPOST_SLEEP_PROCESSING( xExpectedIdleTime );
\r
524 #endif /* configUSE_TICKLESS_IDLE */
\r
525 /*-----------------------------------------------------------*/
\r
527 #if configUSE_TICKLESS_IDLE == 1
\r
529 void vPortSuppressTicksAndSleep( portTickType xExpectedIdleTime )
\r
531 unsigned long ulMatchValue, ulCompleteTickPeriods, ulCurrentCount;
\r
532 eSleepModeStatus eSleepAction;
\r
534 /* THIS FUNCTION IS CALLED WITH THE SCHEDULER SUSPENDED. */
\r
536 /* Make sure the CMT reload value does not overflow the counter. */
\r
537 if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
\r
539 xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
\r
542 /* Calculate the reload value required to wait xExpectedIdleTime tick
\r
544 ulMatchValue = ulMatchValueForOneTick * xExpectedIdleTime;
\r
545 if( ulMatchValue > ulStoppedTimerCompensation )
\r
547 /* Compensate for the fact that the CMT is going to be stopped
\r
549 ulMatchValue -= ulStoppedTimerCompensation;
\r
552 /* Stop the CMT momentarily. The time the CMT is stopped for is
\r
553 accounted for as best it can be, but using the tickless mode will
\r
554 inevitably result in some tiny drift of the time maintained by the
\r
555 kernel with respect to calendar time. */
\r
556 CMT.CMSTR0.BIT.STR0 = 0;
\r
557 while( CMT.CMSTR0.BIT.STR0 == 1 )
\r
559 /* Nothing to do here. */
\r
562 /* Critical section using the global interrupt bit as the i bit is
\r
563 automatically reset by the WAIT instruction. */
\r
566 /* The tick flag is set to false before sleeping. If it is true when
\r
567 sleep mode is exited then sleep mode was probably exited because the
\r
568 tick was suppressed for the entire xExpectedIdleTime period. */
\r
569 ulTickFlag = pdFALSE;
\r
571 /* If a context switch is pending then abandon the low power entry as
\r
572 the context switch might have been pended by an external interrupt that
\r
573 requires processing. */
\r
574 eSleepAction = eTaskConfirmSleepModeStatus();
\r
575 if( eSleepAction == eAbortSleep )
\r
577 /* Restart tick. */
\r
578 CMT.CMSTR0.BIT.STR0 = 1;
\r
581 else if( eSleepAction == eNoTasksWaitingTimeout )
\r
583 /* Protection off. */
\r
584 SYSTEM.PRCR.WORD = portUNLOCK_KEY;
\r
586 /* Ready for software standby with all clocks stopped. */
\r
587 SYSTEM.SBYCR.BIT.SSBY = 1;
\r
589 /* Protection on. */
\r
590 SYSTEM.PRCR.WORD = portLOCK_KEY;
\r
592 /* Sleep until something happens. Calling prvSleep() will
\r
593 automatically reset the i bit in the PSW. */
\r
594 prvSleep( xExpectedIdleTime );
\r
596 /* Restart the CMT. */
\r
597 CMT.CMSTR0.BIT.STR0 = 1;
\r
601 /* Protection off. */
\r
602 SYSTEM.PRCR.WORD = portUNLOCK_KEY;
\r
604 /* Ready for deep sleep mode. */
\r
605 SYSTEM.MSTPCRC.BIT.DSLPE = 1;
\r
606 SYSTEM.MSTPCRA.BIT.MSTPA28 = 1;
\r
607 SYSTEM.SBYCR.BIT.SSBY = 0;
\r
609 /* Protection on. */
\r
610 SYSTEM.PRCR.WORD = portLOCK_KEY;
\r
612 /* Adjust the match value to take into account that the current
\r
613 time slice is already partially complete. */
\r
614 ulMatchValue -= ( unsigned long ) CMT0.CMCNT;
\r
615 CMT0.CMCOR = ( unsigned short ) ulMatchValue;
\r
617 /* Restart the CMT to count up to the new match value. */
\r
619 CMT.CMSTR0.BIT.STR0 = 1;
\r
621 /* Sleep until something happens. Calling prvSleep() will
\r
622 automatically reset the i bit in the PSW. */
\r
623 prvSleep( xExpectedIdleTime );
\r
625 /* Stop CMT. Again, the time the SysTick is stopped for is
\r
626 accounted for as best it can be, but using the tickless mode will
\r
627 inevitably result in some tiny drift of the time maintained by the
\r
628 kernel with respect to calendar time. */
\r
629 CMT.CMSTR0.BIT.STR0 = 0;
\r
630 while( CMT.CMSTR0.BIT.STR0 == 1 )
\r
632 /* Nothing to do here. */
\r
635 ulCurrentCount = ( unsigned long ) CMT0.CMCNT;
\r
637 if( ulTickFlag != pdFALSE )
\r
639 /* The tick interrupt has already executed, although because
\r
640 this function is called with the scheduler suspended the actual
\r
641 tick processing will not occur until after this function has
\r
642 exited. Reset the match value with whatever remains of this
\r
644 ulMatchValue = ulMatchValueForOneTick - ulCurrentCount;
\r
645 CMT0.CMCOR = ( unsigned short ) ulMatchValue;
\r
647 /* The tick interrupt handler will already have pended the tick
\r
648 processing in the kernel. As the pending tick will be
\r
649 processed as soon as this function exits, the tick value
\r
650 maintained by the tick is stepped forward by one less than the
\r
651 time spent sleeping. The actual stepping of the tick appears
\r
652 later in this function. */
\r
653 ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
\r
657 /* Something other than the tick interrupt ended the sleep.
\r
658 How many complete tick periods passed while the processor was
\r
660 ulCompleteTickPeriods = ulCurrentCount / ulMatchValueForOneTick;
\r
662 /* The match value is set to whatever fraction of a single tick
\r
664 ulMatchValue = ulCurrentCount - ( ulCompleteTickPeriods * ulMatchValueForOneTick );
\r
665 CMT0.CMCOR = ( unsigned short ) ulMatchValue;
\r
668 /* Restart the CMT so it runs up to the match value. The match value
\r
669 will get set to the value required to generate exactly one tick period
\r
670 the next time the CMT interrupt executes. */
\r
672 CMT.CMSTR0.BIT.STR0 = 1;
\r
674 /* Wind the tick forward by the number of tick periods that the CPU
\r
675 remained in a low power state. */
\r
676 vTaskStepTick( ulCompleteTickPeriods );
\r
680 #endif /* configUSE_TICKLESS_IDLE */
\r