2 FreeRTOS.org V4.8.0 - Copyright (C) 2003-2008 Richard Barry.
\r
4 This file is part of the FreeRTOS.org distribution.
\r
6 FreeRTOS.org is free software; you can redistribute it and/or modify
\r
7 it under the terms of the GNU General Public License as published by
\r
8 the Free Software Foundation; either version 2 of the License, or
\r
9 (at your option) any later version.
\r
11 FreeRTOS.org is distributed in the hope that it will be useful,
\r
12 but WITHOUT ANY WARRANTY; without even the implied warranty of
\r
13 MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
\r
14 GNU General Public License for more details.
\r
16 You should have received a copy of the GNU General Public License
\r
17 along with FreeRTOS.org; if not, write to the Free Software
\r
18 Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
\r
20 A special exception to the GPL can be applied should you wish to distribute
\r
21 a combined work that includes FreeRTOS.org, without being obliged to provide
\r
22 the source code for any proprietary components. See the licensing section
\r
23 of http://www.FreeRTOS.org for full details of how and when the exception
\r
26 ***************************************************************************
\r
27 ***************************************************************************
\r
29 * SAVE TIME AND MONEY! We can port FreeRTOS.org to your own hardware, *
\r
30 * and even write all or part of your application on your behalf. *
\r
31 * See http://www.OpenRTOS.com for details of the services we provide to *
\r
32 * expedite your project. *
\r
34 ***************************************************************************
\r
35 ***************************************************************************
\r
37 Please ensure to read the configuration and relevant port sections of the
\r
38 online documentation.
\r
40 http://www.FreeRTOS.org - Documentation, latest information, license and
\r
43 http://www.SafeRTOS.com - A version that is certified for use in safety
\r
46 http://www.OpenRTOS.com - Commercial support, development, porting,
\r
47 licensing and training services.
\r
50 /*-----------------------------------------------------------
\r
51 * Implementation of functions defined in portable.h for the ARM CM3 port.
\r
52 *----------------------------------------------------------*/
\r
54 /* Scheduler includes. */
\r
55 #include "FreeRTOS.h"
\r
58 #ifndef configKERNEL_INTERRUPT_PRIORITY
\r
59 #define configKERNEL_INTERRUPT_PRIORITY 255
\r
62 /* Constants required to manipulate the NVIC. */
\r
63 #define portNVIC_SYSTICK_CTRL ( ( volatile unsigned portLONG *) 0xe000e010 )
\r
64 #define portNVIC_SYSTICK_LOAD ( ( volatile unsigned portLONG *) 0xe000e014 )
\r
65 #define portNVIC_INT_CTRL ( ( volatile unsigned portLONG *) 0xe000ed04 )
\r
66 #define portNVIC_SYSPRI2 ( ( volatile unsigned portLONG *) 0xe000ed20 )
\r
67 #define portNVIC_SYSTICK_CLK 0x00000004
\r
68 #define portNVIC_SYSTICK_INT 0x00000002
\r
69 #define portNVIC_SYSTICK_ENABLE 0x00000001
\r
70 #define portNVIC_PENDSVSET 0x10000000
\r
71 #define portNVIC_PENDSV_PRI ( ( ( unsigned portLONG ) configKERNEL_INTERRUPT_PRIORITY ) << 16 )
\r
72 #define portNVIC_SYSTICK_PRI ( ( ( unsigned portLONG ) configKERNEL_INTERRUPT_PRIORITY ) << 24 )
\r
74 /* Constants required to set up the initial stack. */
\r
75 #define portINITIAL_XPSR ( 0x01000000 )
\r
77 /* Each task maintains its own interrupt status in the critical nesting
\r
79 unsigned portBASE_TYPE uxCriticalNesting = 0xaaaaaaaa;
\r
82 * Setup the timer to generate the tick interrupts.
\r
84 static void prvSetupTimerInterrupt( void );
\r
87 * Exception handlers.
\r
89 void xPortPendSVHandler( void );
\r
90 void xPortSysTickHandler( void );
\r
91 void vPortSVCHandler( void );
\r
94 * Start first task is a separate function so it can be tested in isolation.
\r
96 void vPortStartFirstTask( unsigned long ulValue );
\r
98 /*-----------------------------------------------------------*/
\r
101 * See header file for description.
\r
103 portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
\r
105 /* Simulate the stack frame as it would be created by a context switch
\r
107 *pxTopOfStack = portINITIAL_XPSR; /* xPSR */
\r
109 *pxTopOfStack = ( portSTACK_TYPE ) pxCode; /* PC */
\r
111 *pxTopOfStack = 0; /* LR */
\r
112 pxTopOfStack -= 5; /* R12, R3, R2 and R1. */
\r
113 *pxTopOfStack = ( portSTACK_TYPE ) pvParameters; /* R0 */
\r
114 pxTopOfStack -= 9; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
\r
115 *pxTopOfStack = 0x00000000; /* uxCriticalNesting. */
\r
117 return pxTopOfStack;
\r
119 /*-----------------------------------------------------------*/
\r
121 __asm void vPortSVCHandler( void )
\r
125 ldr r3, =pxCurrentTCB /* Restore the context. */
\r
126 ldr r1, [r3] /* Use pxCurrentTCBConst to get the pxCurrentTCB address. */
\r
127 ldr r0, [r1] /* The first item in pxCurrentTCB is the task top of stack. */
\r
128 ldmia r0!, {r1, r4-r11} /* Pop the registers that are not automatically saved on exception entry and the critical nesting count. */
\r
129 ldr r2, =uxCriticalNesting /* Restore the critical nesting count used by the task. */
\r
131 msr psp, r0 /* Restore the task stack pointer. */
\r
135 /*-----------------------------------------------------------*/
\r
137 __asm void vPortStartFirstTask( unsigned long ulValue )
\r
141 msr msp, r0 /* Set the msp back to the start of the stack. */
\r
142 svc 0 /* System call to start first task. */
\r
144 /*-----------------------------------------------------------*/
\r
147 * See header file for description.
\r
149 portBASE_TYPE xPortStartScheduler( void )
\r
151 /* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
\r
152 *(portNVIC_SYSPRI2) |= portNVIC_PENDSV_PRI;
\r
153 *(portNVIC_SYSPRI2) |= portNVIC_SYSTICK_PRI;
\r
155 /* Start the timer that generates the tick ISR. Interrupts are disabled
\r
157 prvSetupTimerInterrupt();
\r
159 /* Start the first task. */
\r
160 vPortStartFirstTask( *((unsigned portLONG *) 0 ) );
\r
162 /* Should not get here! */
\r
165 /*-----------------------------------------------------------*/
\r
167 void vPortEndScheduler( void )
\r
169 /* It is unlikely that the CM3 port will require this function as there
\r
170 is nothing to return to. */
\r
172 /*-----------------------------------------------------------*/
\r
174 void vPortYieldFromISR( void )
\r
176 /* Set a PendSV to request a context switch. */
\r
177 *(portNVIC_INT_CTRL) |= portNVIC_PENDSVSET;
\r
179 /* This function is also called in response to a Yield(), so we want
\r
180 the yield to occur immediately. */
\r
181 portENABLE_INTERRUPTS();
\r
183 /*-----------------------------------------------------------*/
\r
185 void vPortEnterCritical( void )
\r
187 portDISABLE_INTERRUPTS();
\r
188 uxCriticalNesting++;
\r
190 /*-----------------------------------------------------------*/
\r
192 void vPortExitCritical( void )
\r
194 uxCriticalNesting--;
\r
195 if( uxCriticalNesting == 0 )
\r
197 portENABLE_INTERRUPTS();
\r
200 /*-----------------------------------------------------------*/
\r
202 __asm void xPortPendSVHandler( void )
\r
204 extern uxCriticalNesting;
\r
205 extern pxCurrentTCB;
\r
206 extern vTaskSwitchContext;
\r
212 ldr r3, =pxCurrentTCB /* Get the location of the current TCB. */
\r
215 ldr r1, =uxCriticalNesting /* Save the remaining registers and the critical nesting count onto the task stack. */
\r
217 stmdb r0!, {r1,r4-r11}
\r
218 str r0, [r2] /* Save the new top of stack into the first member of the TCB. */
\r
220 stmdb sp!, {r3, r14}
\r
221 bl vTaskSwitchContext
\r
222 ldmia sp!, {r3, r14}
\r
225 ldr r2, =uxCriticalNesting
\r
226 ldr r0, [r1] /* The first item in pxCurrentTCB is the task top of stack. */
\r
227 ldmia r0!, {r1, r4-r11} /* Pop the registers and the critical nesting count. */
\r
228 str r1, [r2] /* Save the new critical nesting value into ulCriticalNesting. */
\r
232 cbnz r1, sv_disable_interrupts /* If the nesting count is greater than 0 we need to exit with interrupts masked. */
\r
235 sv_disable_interrupts
\r
236 mov r1, #configKERNEL_INTERRUPT_PRIORITY
\r
240 /*-----------------------------------------------------------*/
\r
242 void xPortSysTickHandler( void )
\r
244 vTaskIncrementTick();
\r
246 /* If using preemption, also force a context switch. */
\r
247 #if configUSE_PREEMPTION == 1
\r
248 *(portNVIC_INT_CTRL) |= portNVIC_PENDSVSET;
\r
251 /*-----------------------------------------------------------*/
\r
254 * Setup the systick timer to generate the tick interrupts at the required
\r
257 void prvSetupTimerInterrupt( void )
\r
259 /* Configure SysTick to interrupt at the requested rate. */
\r
260 *(portNVIC_SYSTICK_LOAD) = ( configCPU_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
\r
261 *(portNVIC_SYSTICK_CTRL) = portNVIC_SYSTICK_CLK | portNVIC_SYSTICK_INT | portNVIC_SYSTICK_ENABLE;
\r
263 /*-----------------------------------------------------------*/
\r
265 __asm void vPortSetInterruptMask( void )
\r
270 mov r0, #configKERNEL_INTERRUPT_PRIORITY
\r
276 /*-----------------------------------------------------------*/
\r
278 __asm void vPortClearInterruptMask( void )
\r