git.sur5r.net Git - openocd/blob - src/rtos/rtos_ecos_stackings.c

   1 /***************************************************************************
   2  *                                                                         *
   3  *   This program is free software; you can redistribute it and/or modify  *
   4  *   it under the terms of the GNU General Public License as published by  *
   5  *   the Free Software Foundation; either version 2 of the License, or     *
   6  *   (at your option) any later version.                                   *
   7  *                                                                         *
   8  *   This program is distributed in the hope that it will be useful,       *
   9  *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
  10  *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
  11  *   GNU General Public License for more details.                          *
  12  *                                                                         *
  13  *   You should have received a copy of the GNU General Public License     *
  14  *   along with this program; if not, write to the                         *
  15  *   Free Software Foundation, Inc.,                                       *
  16  *   51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.           *
  17  ***************************************************************************/
  18
  19 #ifdef HAVE_CONFIG_H
  20 #include "config.h"
  21 #endif
  22
  23 #include "rtos.h"
  24 #include "rtos_standard_stackings.h"
  25 #include "target/armv7m.h"
  26
  27 static const struct stack_register_offset rtos_eCos_Cortex_M3_stack_offsets[ARMV7M_NUM_CORE_REGS] = {
  28         { 0x0c, 32 },           /* r0   */
  29         { 0x10, 32 },           /* r1   */
  30         { 0x14, 32 },           /* r2   */
  31         { 0x18, 32 },           /* r3   */
  32         { 0x1c, 32 },           /* r4   */
  33         { 0x20, 32 },           /* r5   */
  34         { 0x24, 32 },           /* r6   */
  35         { 0x28, 32 },           /* r7   */
  36         { 0x2c, 32 },           /* r8   */
  37         { 0x30, 32 },           /* r9   */
  38         { 0x34, 32 },           /* r10  */
  39         { 0x38, 32 },           /* r11  */
  40         { 0x3c, 32 },           /* r12  */
  41         { -2,   32 },           /* sp   */
  42         { -1,   32 },           /* lr   */
  43         { 0x40, 32 },           /* pc   */
  44         { -1,   32 },           /* xPSR */
  45 };
  46
  47 const struct rtos_register_stacking rtos_eCos_Cortex_M3_stacking = {
  48         0x44,                                   /* stack_registers_size */
  49         -1,                                             /* stack_growth_direction */
  50         ARMV7M_NUM_CORE_REGS,   /* num_output_registers */
  51         rtos_generic_stack_align8,      /* stack_alignment */
  52         rtos_eCos_Cortex_M3_stack_offsets       /* register_offsets */
  53 };