]> git.sur5r.net Git - u-boot/blob - arch/arm/dts/socfpga_cyclone5_de0_nano_soc.dts
5e7fe2aa5fc90f0524d9d032a87d55bbc15ba2e6
[u-boot] / arch / arm / dts / socfpga_cyclone5_de0_nano_soc.dts
1 /*
2  * Copyright Altera Corporation (C) 2015
3  *
4  * SPDX-License-Identifier:     GPL-2.0+
5  */
6
7 #include "socfpga_cyclone5.dtsi"
8
9 / {
10         model = "Terasic DE0-Nano(Atlas)";
11         compatible = "altr,socfpga-cyclone5", "altr,socfpga";
12
13         chosen {
14                 bootargs = "console=ttyS0,115200";
15         };
16
17         aliases {
18                 ethernet0 = &gmac1;
19                 udc0 = &usb1;
20         };
21
22         memory {
23                 name = "memory";
24                 device_type = "memory";
25                 reg = <0x0 0x40000000>; /* 1GB */
26         };
27
28         soc {
29                 u-boot,dm-pre-reloc;
30         };
31 };
32
33 &gmac1 {
34         status = "okay";
35         phy-mode = "rgmii";
36
37         rxd0-skew-ps = <420>;
38         rxd1-skew-ps = <420>;
39         rxd2-skew-ps = <420>;
40         rxd3-skew-ps = <420>;
41         txen-skew-ps = <0>;
42         txc-skew-ps = <1860>;
43         rxdv-skew-ps = <420>;
44         rxc-skew-ps = <1680>;
45 };
46
47 &gpio0 {
48         status = "okay";
49 };
50
51 &gpio1 {
52         status = "okay";
53 };
54
55 &gpio2 {
56         status = "okay";
57 };
58
59 &i2c0 {
60         status = "okay";
61
62         dxl345: adxl345@0 {
63                 compatible = "adi,adxl345";
64                 reg = <0x53>;
65
66                 interrupt-parent = <&portc>;
67                 interrupts = <3 2>;
68         };
69 };
70
71 &mmc0 {
72         status = "okay";
73         u-boot,dm-pre-reloc;
74 };
75
76 &usb1 {
77         status = "okay";
78 };