]> git.sur5r.net Git - u-boot/blob - arch/arm/include/asm/arch-bcm235xx/sysmap.h
90eb2ff577055847968c3fa79c59095e24511288
[u-boot] / arch / arm / include / asm / arch-bcm235xx / sysmap.h
1 /*
2  * Copyright 2013 Broadcom Corporation.
3  *
4  * SPDX-License-Identifier:     GPL-2.0+
5  */
6
7 #ifndef __ARCH_BCM235XX_SYSMAP_H
8
9 #define BSC1_BASE_ADDR          0x3e016000
10 #define BSC2_BASE_ADDR          0x3e017000
11 #define BSC3_BASE_ADDR          0x3e018000
12 #define GPIO2_BASE_ADDR         0x35003000
13 #define HSOTG_BASE_ADDR         0x3f120000
14 #define HSOTG_CTRL_BASE_ADDR    0x3f130000
15 #define KONA_MST_CLK_BASE_ADDR  0x3f001000
16 #define KONA_SLV_CLK_BASE_ADDR  0x3e011000
17 #define PMU_BSC_BASE_ADDR       0x3500d000
18 #define SDIO1_BASE_ADDR         0x3f180000
19 #define SDIO2_BASE_ADDR         0x3f190000
20 #define SDIO3_BASE_ADDR         0x3f1a0000
21 #define SDIO4_BASE_ADDR         0x3f1b0000
22 #define TIMER_BASE_ADDR         0x3e00d000
23
24 #define HSOTG_DCTL_OFFSET                                       0x00000804
25 #define    HSOTG_DCTL_SFTDISCON_MASK                            0x00000002
26
27 #define HSOTG_CTRL_PHY_P1CTL_OFFSET                             0x00000008
28 #define    HSOTG_CTRL_PHY_P1CTL_SOFT_RESET_MASK                 0x00000002
29 #define    HSOTG_CTRL_PHY_P1CTL_NON_DRIVING_MASK                0x00000001
30
31 #endif