]> git.sur5r.net Git - u-boot/blob - board/xilinx/zynqmp/zynqmp-zc1751-xm018-dc4/psu_init_gpl.c
bcf3aedfbcdace7dea665deb792853f7dd86e0bd
[u-boot] / board / xilinx / zynqmp / zynqmp-zc1751-xm018-dc4 / psu_init_gpl.c
1 /*
2  * (c) Copyright 2015 Xilinx, Inc. All rights reserved.
3  *
4  * SPDX-License-Identifier: GPL-2.0+
5  */
6
7 #include <asm/arch/psu_init_gpl.h>
8 #include <xil_io.h>
9
10 static unsigned long psu_pll_init_data(void)
11 {
12         psu_mask_write(0xFF5E0034, 0xFE7FEDEFU, 0x7E4B0C62U);
13         psu_mask_write(0xFF5E0030, 0x00717F00U, 0x00014600U);
14         psu_mask_write(0xFF5E0030, 0x00000008U, 0x00000008U);
15         psu_mask_write(0xFF5E0030, 0x00000001U, 0x00000001U);
16         psu_mask_write(0xFF5E0030, 0x00000001U, 0x00000000U);
17         mask_poll(0xFF5E0040, 0x00000002U);
18         psu_mask_write(0xFF5E0030, 0x00000008U, 0x00000000U);
19         psu_mask_write(0xFF5E0048, 0x00003F00U, 0x00000300U);
20         psu_mask_write(0xFF5E0038, 0x8000FFFFU, 0x8000C76CU);
21         psu_mask_write(0xFF5E0024, 0xFE7FEDEFU, 0x7E672C6CU);
22         psu_mask_write(0xFF5E0020, 0x00717F00U, 0x00002D00U);
23         psu_mask_write(0xFF5E0020, 0x00000008U, 0x00000008U);
24         psu_mask_write(0xFF5E0020, 0x00000001U, 0x00000001U);
25         psu_mask_write(0xFF5E0020, 0x00000001U, 0x00000000U);
26         mask_poll(0xFF5E0040, 0x00000001U);
27         psu_mask_write(0xFF5E0020, 0x00000008U, 0x00000000U);
28         psu_mask_write(0xFF5E0044, 0x00003F00U, 0x00000300U);
29         psu_mask_write(0xFF5E0028, 0x8000FFFFU, 0x00000000U);
30         psu_mask_write(0xFD1A0024, 0xFE7FEDEFU, 0x7E4B0C62U);
31         psu_mask_write(0xFD1A0020, 0x00717F00U, 0x00014800U);
32         psu_mask_write(0xFD1A0020, 0x00000008U, 0x00000008U);
33         psu_mask_write(0xFD1A0020, 0x00000001U, 0x00000001U);
34         psu_mask_write(0xFD1A0020, 0x00000001U, 0x00000000U);
35         mask_poll(0xFD1A0044, 0x00000001U);
36         psu_mask_write(0xFD1A0020, 0x00000008U, 0x00000000U);
37         psu_mask_write(0xFD1A0048, 0x00003F00U, 0x00000300U);
38         psu_mask_write(0xFD1A0028, 0x8000FFFFU, 0x00000000U);
39         psu_mask_write(0xFD1A0030, 0xFE7FEDEFU, 0x7E4B0C62U);
40         psu_mask_write(0xFD1A002C, 0x00717F00U, 0x00014000U);
41         psu_mask_write(0xFD1A002C, 0x00000008U, 0x00000008U);
42         psu_mask_write(0xFD1A002C, 0x00000001U, 0x00000001U);
43         psu_mask_write(0xFD1A002C, 0x00000001U, 0x00000000U);
44         mask_poll(0xFD1A0044, 0x00000002U);
45         psu_mask_write(0xFD1A002C, 0x00000008U, 0x00000000U);
46         psu_mask_write(0xFD1A004C, 0x00003F00U, 0x00000300U);
47         psu_mask_write(0xFD1A0034, 0x8000FFFFU, 0x00000000U);
48         psu_mask_write(0xFD1A003C, 0xFE7FEDEFU, 0x7E4B0C62U);
49         psu_mask_write(0xFD1A0038, 0x00717F00U, 0x00014700U);
50         psu_mask_write(0xFD1A0038, 0x00000008U, 0x00000008U);
51         psu_mask_write(0xFD1A0038, 0x00000001U, 0x00000001U);
52         psu_mask_write(0xFD1A0038, 0x00000001U, 0x00000000U);
53         mask_poll(0xFD1A0044, 0x00000004U);
54         psu_mask_write(0xFD1A0038, 0x00000008U, 0x00000000U);
55         psu_mask_write(0xFD1A0050, 0x00003F00U, 0x00000300U);
56         psu_mask_write(0xFD1A0040, 0x8000FFFFU, 0x8000497FU);
57
58         return 1;
59 }
60
61 static unsigned long psu_clock_init_data(void)
62 {
63         psu_mask_write(0xFF5E0058, 0x063F3F07U, 0x06010C00U);
64         psu_mask_write(0xFF5E0100, 0x013F3F07U, 0x01010600U);
65         psu_mask_write(0xFF5E0064, 0x023F3F07U, 0x02010600U);
66         psu_mask_write(0xFF5E0074, 0x013F3F07U, 0x01010F00U);
67         psu_mask_write(0xFF5E0078, 0x013F3F07U, 0x01010F00U);
68         psu_mask_write(0xFF5E0120, 0x013F3F07U, 0x01010F00U);
69         psu_mask_write(0xFF5E007C, 0x013F3F07U, 0x01010800U);
70         psu_mask_write(0xFF5E0080, 0x013F3F07U, 0x01010800U);
71         psu_mask_write(0xFF5E0084, 0x013F3F07U, 0x01010F00U);
72         psu_mask_write(0xFF5E0088, 0x013F3F07U, 0x01010F00U);
73         psu_mask_write(0xFF5E0090, 0x01003F07U, 0x01000302U);
74         psu_mask_write(0xFF5E009C, 0x01003F07U, 0x01000602U);
75         psu_mask_write(0xFF5E00A4, 0x01003F07U, 0x01000800U);
76         psu_mask_write(0xFF5E00A8, 0x01003F07U, 0x01000302U);
77         psu_mask_write(0xFF5E00AC, 0x01003F07U, 0x01000F02U);
78         psu_mask_write(0xFF5E00B0, 0x01003F07U, 0x01000602U);
79         psu_mask_write(0xFF5E00B4, 0x013F3F07U, 0x01010F00U);
80         psu_mask_write(0xFF5E00B8, 0x01003F07U, 0x01000302U);
81         psu_mask_write(0xFF5E00C0, 0x013F3F07U, 0x01010F00U);
82         psu_mask_write(0xFF5E00C4, 0x013F3F07U, 0x01040F00U);
83         psu_mask_write(0xFF5E00C8, 0x013F3F07U, 0x01010500U);
84         psu_mask_write(0xFF5E00CC, 0x013F3F07U, 0x01010400U);
85         psu_mask_write(0xFF5E0108, 0x013F3F07U, 0x01011D02U);
86         psu_mask_write(0xFF5E0104, 0x00000007U, 0x00000000U);
87         psu_mask_write(0xFF5E0128, 0x01003F07U, 0x01000F00U);
88         psu_mask_write(0xFD1A00B4, 0x01003F07U, 0x01000200U);
89         psu_mask_write(0xFD1A0070, 0x013F3F07U, 0x01010400U);
90         psu_mask_write(0xFD1A0074, 0x013F3F07U, 0x01011003U);
91         psu_mask_write(0xFD1A007C, 0x013F3F07U, 0x01010F03U);
92         psu_mask_write(0xFD1A0060, 0x03003F07U, 0x03000100U);
93         psu_mask_write(0xFD1A0068, 0x01003F07U, 0x01000200U);
94         psu_mask_write(0xFD1A0080, 0x00003F07U, 0x00000200U);
95         psu_mask_write(0xFD1A0084, 0x07003F07U, 0x07000100U);
96         psu_mask_write(0xFD1A00B8, 0x01003F07U, 0x01000200U);
97         psu_mask_write(0xFD1A00BC, 0x01003F07U, 0x01000200U);
98         psu_mask_write(0xFD1A00C0, 0x01003F07U, 0x01000203U);
99         psu_mask_write(0xFD1A00C4, 0x01003F07U, 0x01000502U);
100         psu_mask_write(0xFD1A00F8, 0x00003F07U, 0x00000200U);
101         psu_mask_write(0xFF180380, 0x000000FFU, 0x00000000U);
102         psu_mask_write(0xFD610100, 0x00000001U, 0x00000000U);
103         psu_mask_write(0xFF180300, 0x00000001U, 0x00000000U);
104         psu_mask_write(0xFF410050, 0x00000001U, 0x00000000U);
105
106         return 1;
107 }
108
109 static unsigned long psu_ddr_init_data(void)
110 {
111         psu_mask_write(0xFD1A0108, 0x00000008U, 0x00000008U);
112         psu_mask_write(0xFD070000, 0xE30FBE3DU, 0x41040010U);
113         psu_mask_write(0xFD070010, 0x8000F03FU, 0x00000030U);
114         psu_mask_write(0xFD070020, 0x000003F3U, 0x00000200U);
115         psu_mask_write(0xFD070024, 0xFFFFFFFFU, 0x00800000U);
116         psu_mask_write(0xFD070030, 0x0000007FU, 0x00000000U);
117         psu_mask_write(0xFD070034, 0x00FFFF1FU, 0x00408410U);
118         psu_mask_write(0xFD070050, 0x00F1F1F4U, 0x00210000U);
119         psu_mask_write(0xFD070054, 0x0FFF0FFFU, 0x00000000U);
120         psu_mask_write(0xFD070060, 0x00000073U, 0x00000001U);
121         psu_mask_write(0xFD070064, 0x0FFF83FFU, 0x0081808BU);
122         psu_mask_write(0xFD070070, 0x00000017U, 0x00000010U);
123         psu_mask_write(0xFD070074, 0x00000003U, 0x00000000U);
124         psu_mask_write(0xFD0700C4, 0x3F000391U, 0x10000200U);
125         psu_mask_write(0xFD0700C8, 0x01FF1F3FU, 0x0040051FU);
126         psu_mask_write(0xFD0700D0, 0xC3FF0FFFU, 0x00020106U);
127         psu_mask_write(0xFD0700D4, 0x01FF7F0FU, 0x00020000U);
128         psu_mask_write(0xFD0700D8, 0x0000FF0FU, 0x00002305U);
129         psu_mask_write(0xFD0700DC, 0xFFFFFFFFU, 0x07300301U);
130         psu_mask_write(0xFD0700E0, 0xFFFFFFFFU, 0x00200200U);
131         psu_mask_write(0xFD0700E4, 0x00FF03FFU, 0x00210004U);
132         psu_mask_write(0xFD0700E8, 0xFFFFFFFFU, 0x000006C0U);
133         psu_mask_write(0xFD0700EC, 0xFFFF0000U, 0x08190000U);
134         psu_mask_write(0xFD0700F0, 0x0000003FU, 0x00000010U);
135         psu_mask_write(0xFD0700F4, 0x00000FFFU, 0x0000066FU);
136         psu_mask_write(0xFD070100, 0x7F3F7F3FU, 0x110C2412U);
137         psu_mask_write(0xFD070104, 0x001F1F7FU, 0x00040419U);
138         psu_mask_write(0xFD070108, 0x3F3F3F3FU, 0x0708060DU);
139         psu_mask_write(0xFD07010C, 0x3FF3F3FFU, 0x0050400CU);
140         psu_mask_write(0xFD070110, 0x1F0F0F1FU, 0x08030309U);
141         psu_mask_write(0xFD070114, 0x0F0F3F1FU, 0x06060403U);
142         psu_mask_write(0xFD070118, 0x0F0F000FU, 0x01010004U);
143         psu_mask_write(0xFD07011C, 0x00000F0FU, 0x00000606U);
144         psu_mask_write(0xFD070120, 0x7F7F7F7FU, 0x03030D06U);
145         psu_mask_write(0xFD070124, 0x40070F3FU, 0x0002020BU);
146         psu_mask_write(0xFD07012C, 0x7F1F031FU, 0x7007010EU);
147         psu_mask_write(0xFD070130, 0x00030F1FU, 0x00020608U);
148         psu_mask_write(0xFD070180, 0xF7FF03FFU, 0x81000040U);
149         psu_mask_write(0xFD070184, 0x3FFFFFFFU, 0x020196E5U);
150         psu_mask_write(0xFD070190, 0x1FBFBF3FU, 0x048B820BU);
151         psu_mask_write(0xFD070194, 0xF31F0F0FU, 0x00030304U);
152         psu_mask_write(0xFD070198, 0x0FF1F1F1U, 0x07000101U);
153         psu_mask_write(0xFD07019C, 0x000000F1U, 0x00000021U);
154         psu_mask_write(0xFD0701A0, 0xC3FF03FFU, 0x00400003U);
155         psu_mask_write(0xFD0701A4, 0x00FF00FFU, 0x004100E1U);
156         psu_mask_write(0xFD0701B0, 0x00000007U, 0x00000000U);
157         psu_mask_write(0xFD0701B4, 0x00003F3FU, 0x00000906U);
158         psu_mask_write(0xFD0701C0, 0x00000007U, 0x00000001U);
159         psu_mask_write(0xFD070200, 0x0000001FU, 0x0000001FU);
160         psu_mask_write(0xFD070204, 0x001F1F1FU, 0x001F0A0AU);
161         psu_mask_write(0xFD070208, 0x0F0F0F0FU, 0x00000000U);
162         psu_mask_write(0xFD07020C, 0x0F0F0F0FU, 0x00000000U);
163         psu_mask_write(0xFD070210, 0x00000F0FU, 0x00000F0FU);
164         psu_mask_write(0xFD070214, 0x0F0F0F0FU, 0x080F0808U);
165         psu_mask_write(0xFD070218, 0x8F0F0F0FU, 0x0F080808U);
166         psu_mask_write(0xFD07021C, 0x00000F0FU, 0x00000F0FU);
167         psu_mask_write(0xFD070220, 0x00001F1FU, 0x00000808U);
168         psu_mask_write(0xFD070224, 0x0F0F0F0FU, 0x08080808U);
169         psu_mask_write(0xFD070228, 0x0F0F0F0FU, 0x08080808U);
170         psu_mask_write(0xFD07022C, 0x0000000FU, 0x00000008U);
171         psu_mask_write(0xFD070240, 0x0F1F0F7CU, 0x06000600U);
172         psu_mask_write(0xFD070244, 0x00003333U, 0x00000001U);
173         psu_mask_write(0xFD070250, 0x7FFF3F07U, 0x01002001U);
174         psu_mask_write(0xFD070264, 0xFF00FFFFU, 0x08000040U);
175         psu_mask_write(0xFD07026C, 0xFF00FFFFU, 0x08000040U);
176         psu_mask_write(0xFD070280, 0xFFFFFFFFU, 0x00000000U);
177         psu_mask_write(0xFD070284, 0xFFFFFFFFU, 0x00000000U);
178         psu_mask_write(0xFD070288, 0xFFFFFFFFU, 0x00000000U);
179         psu_mask_write(0xFD07028C, 0xFFFFFFFFU, 0x00000000U);
180         psu_mask_write(0xFD070290, 0x0000FFFFU, 0x00000000U);
181         psu_mask_write(0xFD070294, 0x00000001U, 0x00000001U);
182         psu_mask_write(0xFD070300, 0x00000011U, 0x00000000U);
183         psu_mask_write(0xFD07030C, 0x80000033U, 0x00000000U);
184         psu_mask_write(0xFD070320, 0x00000001U, 0x00000000U);
185         psu_mask_write(0xFD070400, 0x00000111U, 0x00000001U);
186         psu_mask_write(0xFD070404, 0x000073FFU, 0x0000200FU);
187         psu_mask_write(0xFD070408, 0x000073FFU, 0x0000200FU);
188         psu_mask_write(0xFD070490, 0x00000001U, 0x00000001U);
189         psu_mask_write(0xFD070494, 0x0033000FU, 0x0020000BU);
190         psu_mask_write(0xFD070498, 0x07FF07FFU, 0x00000000U);
191         psu_mask_write(0xFD0704B4, 0x000073FFU, 0x0000200FU);
192         psu_mask_write(0xFD0704B8, 0x000073FFU, 0x0000200FU);
193         psu_mask_write(0xFD070540, 0x00000001U, 0x00000001U);
194         psu_mask_write(0xFD070544, 0x03330F0FU, 0x02000B03U);
195         psu_mask_write(0xFD070548, 0x07FF07FFU, 0x00000000U);
196         psu_mask_write(0xFD070564, 0x000073FFU, 0x0000200FU);
197         psu_mask_write(0xFD070568, 0x000073FFU, 0x0000200FU);
198         psu_mask_write(0xFD0705F0, 0x00000001U, 0x00000001U);
199         psu_mask_write(0xFD0705F4, 0x03330F0FU, 0x02000B03U);
200         psu_mask_write(0xFD0705F8, 0x07FF07FFU, 0x00000000U);
201         psu_mask_write(0xFD070614, 0x000073FFU, 0x0000200FU);
202         psu_mask_write(0xFD070618, 0x000073FFU, 0x0000200FU);
203         psu_mask_write(0xFD0706A0, 0x00000001U, 0x00000001U);
204         psu_mask_write(0xFD0706A4, 0x0033000FU, 0x00100003U);
205         psu_mask_write(0xFD0706A8, 0x07FF07FFU, 0x0000004FU);
206         psu_mask_write(0xFD0706AC, 0x0033000FU, 0x00100003U);
207         psu_mask_write(0xFD0706B0, 0x000007FFU, 0x0000004FU);
208         psu_mask_write(0xFD0706C4, 0x000073FFU, 0x0000200FU);
209         psu_mask_write(0xFD0706C8, 0x000073FFU, 0x0000200FU);
210         psu_mask_write(0xFD070750, 0x00000001U, 0x00000001U);
211         psu_mask_write(0xFD070754, 0x0033000FU, 0x00100003U);
212         psu_mask_write(0xFD070758, 0x07FF07FFU, 0x0000004FU);
213         psu_mask_write(0xFD07075C, 0x0033000FU, 0x00100003U);
214         psu_mask_write(0xFD070760, 0x000007FFU, 0x0000004FU);
215         psu_mask_write(0xFD070774, 0x000073FFU, 0x0000200FU);
216         psu_mask_write(0xFD070778, 0x000073FFU, 0x0000200FU);
217         psu_mask_write(0xFD070800, 0x00000001U, 0x00000001U);
218         psu_mask_write(0xFD070804, 0x0033000FU, 0x00100003U);
219         psu_mask_write(0xFD070808, 0x07FF07FFU, 0x0000004FU);
220         psu_mask_write(0xFD07080C, 0x0033000FU, 0x00100003U);
221         psu_mask_write(0xFD070810, 0x000007FFU, 0x0000004FU);
222         psu_mask_write(0xFD070F04, 0x000001FFU, 0x00000000U);
223         psu_mask_write(0xFD070F08, 0x000000FFU, 0x00000000U);
224         psu_mask_write(0xFD070F0C, 0x000001FFU, 0x00000010U);
225         psu_mask_write(0xFD070F10, 0x000000FFU, 0x0000000FU);
226         psu_mask_write(0xFD072190, 0x1FBFBF3FU, 0x07828002U);
227         psu_mask_write(0xFD1A0108, 0x0000000CU, 0x00000000U);
228         psu_mask_write(0xFD080010, 0xFFFFFFFFU, 0x07001E00U);
229         psu_mask_write(0xFD080018, 0xFFFFFFFFU, 0x00F10010U);
230         psu_mask_write(0xFD08001C, 0xFFFFFFFFU, 0x55AA5480U);
231         psu_mask_write(0xFD080024, 0xFFFFFFFFU, 0x010100F4U);
232         psu_mask_write(0xFD080040, 0xFFFFFFFFU, 0x0AC85590U);
233         psu_mask_write(0xFD080044, 0xFFFFFFFFU, 0x41540B00U);
234         psu_mask_write(0xFD080068, 0xFFFFFFFFU, 0x01100000U);
235         psu_mask_write(0xFD080090, 0xFFFFFFFFU, 0x02A04161U);
236         psu_mask_write(0xFD0800C0, 0xFFFFFFFFU, 0x000000D3U);
237         psu_mask_write(0xFD080100, 0xFFFFFFFFU, 0x0800040CU);
238         psu_mask_write(0xFD080110, 0xFFFFFFFFU, 0x06240F08U);
239         psu_mask_write(0xFD080114, 0xFFFFFFFFU, 0x28170008U);
240         psu_mask_write(0xFD080118, 0xFFFFFFFFU, 0x00070300U);
241         psu_mask_write(0xFD08011C, 0xFFFFFFFFU, 0x83000800U);
242         psu_mask_write(0xFD080120, 0xFFFFFFFFU, 0x01162B07U);
243         psu_mask_write(0xFD080124, 0xFFFFFFFFU, 0x00320F08U);
244         psu_mask_write(0xFD080128, 0xFFFFFFFFU, 0x00000E0FU);
245         psu_mask_write(0xFD080140, 0xFFFFFFFFU, 0x08400020U);
246         psu_mask_write(0xFD080144, 0xFFFFFFFFU, 0x00000C80U);
247         psu_mask_write(0xFD080150, 0xFFFFFFFFU, 0x00000000U);
248         psu_mask_write(0xFD080154, 0xFFFFFFFFU, 0x00000200U);
249         psu_mask_write(0xFD080180, 0xFFFFFFFFU, 0x00000630U);
250         psu_mask_write(0xFD080184, 0xFFFFFFFFU, 0x00000301U);
251         psu_mask_write(0xFD080188, 0xFFFFFFFFU, 0x00000020U);
252         psu_mask_write(0xFD08018C, 0xFFFFFFFFU, 0x00000200U);
253         psu_mask_write(0xFD080190, 0xFFFFFFFFU, 0x00000000U);
254         psu_mask_write(0xFD080194, 0xFFFFFFFFU, 0x000006C0U);
255         psu_mask_write(0xFD080198, 0xFFFFFFFFU, 0x00000819U);
256         psu_mask_write(0xFD0801AC, 0xFFFFFFFFU, 0x00000000U);
257         psu_mask_write(0xFD0801B0, 0xFFFFFFFFU, 0x0000004DU);
258         psu_mask_write(0xFD0801B4, 0xFFFFFFFFU, 0x00000008U);
259         psu_mask_write(0xFD0801B8, 0xFFFFFFFFU, 0x0000004DU);
260         psu_mask_write(0xFD0801D8, 0xFFFFFFFFU, 0x00000000U);
261         psu_mask_write(0xFD080200, 0xFFFFFFFFU, 0x800091C7U);
262         psu_mask_write(0xFD080204, 0xFFFFFFFFU, 0x00010236U);
263         psu_mask_write(0xFD080240, 0xFFFFFFFFU, 0x00141054U);
264         psu_mask_write(0xFD080250, 0xFFFFFFFFU, 0x00088000U);
265         psu_mask_write(0xFD080414, 0xFFFFFFFFU, 0x12341000U);
266         psu_mask_write(0xFD0804F4, 0xFFFFFFFFU, 0x00000005U);
267         psu_mask_write(0xFD080500, 0xFFFFFFFFU, 0x30000028U);
268         psu_mask_write(0xFD080508, 0xFFFFFFFFU, 0x0A000000U);
269         psu_mask_write(0xFD08050C, 0xFFFFFFFFU, 0x00000009U);
270         psu_mask_write(0xFD080510, 0xFFFFFFFFU, 0x0A000000U);
271         psu_mask_write(0xFD080520, 0xFFFFFFFFU, 0x0300B0CEU);
272         psu_mask_write(0xFD080528, 0xFFFFFFFFU, 0xF9032019U);
273         psu_mask_write(0xFD08052C, 0xFFFFFFFFU, 0x07F001E3U);
274         psu_mask_write(0xFD080544, 0xFFFFFFFFU, 0x00000000U);
275         psu_mask_write(0xFD080548, 0xFFFFFFFFU, 0x00000000U);
276         psu_mask_write(0xFD080558, 0xFFFFFFFFU, 0x00000000U);
277         psu_mask_write(0xFD08055C, 0xFFFFFFFFU, 0x00000000U);
278         psu_mask_write(0xFD080560, 0xFFFFFFFFU, 0x00000000U);
279         psu_mask_write(0xFD080564, 0xFFFFFFFFU, 0x00000000U);
280         psu_mask_write(0xFD080680, 0xFFFFFFFFU, 0x008AAA58U);
281         psu_mask_write(0xFD080684, 0xFFFFFFFFU, 0x000079DDU);
282         psu_mask_write(0xFD080694, 0xFFFFFFFFU, 0x01E10210U);
283         psu_mask_write(0xFD080698, 0xFFFFFFFFU, 0x01E10000U);
284         psu_mask_write(0xFD0806A4, 0xFFFFFFFFU, 0x00087BDBU);
285         psu_mask_write(0xFD080700, 0xFFFFFFFFU, 0x40800604U);
286         psu_mask_write(0xFD080710, 0xFFFFFFFFU, 0x0E00B03CU);
287         psu_mask_write(0xFD080714, 0xFFFFFFFFU, 0x09094F4FU);
288         psu_mask_write(0xFD080718, 0xFFFFFFFFU, 0x09092B2BU);
289         psu_mask_write(0xFD080800, 0xFFFFFFFFU, 0x40800604U);
290         psu_mask_write(0xFD080810, 0xFFFFFFFFU, 0x0E00B03CU);
291         psu_mask_write(0xFD080814, 0xFFFFFFFFU, 0x09094F4FU);
292         psu_mask_write(0xFD080818, 0xFFFFFFFFU, 0x09092B2BU);
293         psu_mask_write(0xFD080900, 0xFFFFFFFFU, 0x40800604U);
294         psu_mask_write(0xFD080904, 0xFFFFFFFFU, 0x00007FFFU);
295         psu_mask_write(0xFD080910, 0xFFFFFFFFU, 0x0E00B03CU);
296         psu_mask_write(0xFD080914, 0xFFFFFFFFU, 0x09094F4FU);
297         psu_mask_write(0xFD080918, 0xFFFFFFFFU, 0x09092B2BU);
298         psu_mask_write(0xFD080A00, 0xFFFFFFFFU, 0x40800604U);
299         psu_mask_write(0xFD080A04, 0xFFFFFFFFU, 0x00007FFFU);
300         psu_mask_write(0xFD080A10, 0xFFFFFFFFU, 0x0E00B03CU);
301         psu_mask_write(0xFD080A14, 0xFFFFFFFFU, 0x09094F4FU);
302         psu_mask_write(0xFD080A18, 0xFFFFFFFFU, 0x09092B2BU);
303         psu_mask_write(0xFD080B00, 0xFFFFFFFFU, 0x40800604U);
304         psu_mask_write(0xFD080B04, 0xFFFFFFFFU, 0x00007FFFU);
305         psu_mask_write(0xFD080B10, 0xFFFFFFFFU, 0x0E00B03CU);
306         psu_mask_write(0xFD080B14, 0xFFFFFFFFU, 0x09094F4FU);
307         psu_mask_write(0xFD080B18, 0xFFFFFFFFU, 0x09092B2BU);
308         psu_mask_write(0xFD080C00, 0xFFFFFFFFU, 0x40800604U);
309         psu_mask_write(0xFD080C04, 0xFFFFFFFFU, 0x00007FFFU);
310         psu_mask_write(0xFD080C10, 0xFFFFFFFFU, 0x0E00B03CU);
311         psu_mask_write(0xFD080C14, 0xFFFFFFFFU, 0x09094F4FU);
312         psu_mask_write(0xFD080C18, 0xFFFFFFFFU, 0x09092B2BU);
313         psu_mask_write(0xFD080D00, 0xFFFFFFFFU, 0x40800604U);
314         psu_mask_write(0xFD080D04, 0xFFFFFFFFU, 0x00007FFFU);
315         psu_mask_write(0xFD080D10, 0xFFFFFFFFU, 0x0E00B03CU);
316         psu_mask_write(0xFD080D14, 0xFFFFFFFFU, 0x09094F4FU);
317         psu_mask_write(0xFD080D18, 0xFFFFFFFFU, 0x09092B2BU);
318         psu_mask_write(0xFD080E00, 0xFFFFFFFFU, 0x40800604U);
319         psu_mask_write(0xFD080E04, 0xFFFFFFFFU, 0x00007FFFU);
320         psu_mask_write(0xFD080E10, 0xFFFFFFFFU, 0x0E00B03CU);
321         psu_mask_write(0xFD080E14, 0xFFFFFFFFU, 0x09094F4FU);
322         psu_mask_write(0xFD080E18, 0xFFFFFFFFU, 0x09092B2BU);
323         psu_mask_write(0xFD080F00, 0xFFFFFFFFU, 0x40800624U);
324         psu_mask_write(0xFD080F04, 0xFFFFFFFFU, 0x00007F00U);
325         psu_mask_write(0xFD080F10, 0xFFFFFFFFU, 0x0E00B03CU);
326         psu_mask_write(0xFD080F14, 0xFFFFFFFFU, 0x09094F4FU);
327         psu_mask_write(0xFD080F18, 0xFFFFFFFFU, 0x09092B2BU);
328         psu_mask_write(0xFD081400, 0xFFFFFFFFU, 0x2A019FFEU);
329         psu_mask_write(0xFD081404, 0xFFFFFFFFU, 0x01100000U);
330         psu_mask_write(0xFD08141C, 0xFFFFFFFFU, 0x01264300U);
331         psu_mask_write(0xFD08142C, 0xFFFFFFFFU, 0x00041800U);
332         psu_mask_write(0xFD081430, 0xFFFFFFFFU, 0x70800000U);
333         psu_mask_write(0xFD081440, 0xFFFFFFFFU, 0x2A019FFEU);
334         psu_mask_write(0xFD081444, 0xFFFFFFFFU, 0x01100000U);
335         psu_mask_write(0xFD08145C, 0xFFFFFFFFU, 0x01264300U);
336         psu_mask_write(0xFD08146C, 0xFFFFFFFFU, 0x00041800U);
337         psu_mask_write(0xFD081470, 0xFFFFFFFFU, 0x70800000U);
338         psu_mask_write(0xFD081480, 0xFFFFFFFFU, 0x2A019FFEU);
339         psu_mask_write(0xFD081484, 0xFFFFFFFFU, 0x01100000U);
340         psu_mask_write(0xFD08149C, 0xFFFFFFFFU, 0x01264300U);
341         psu_mask_write(0xFD0814AC, 0xFFFFFFFFU, 0x00041800U);
342         psu_mask_write(0xFD0814B0, 0xFFFFFFFFU, 0x70800000U);
343         psu_mask_write(0xFD0814C0, 0xFFFFFFFFU, 0x2A019FFEU);
344         psu_mask_write(0xFD0814C4, 0xFFFFFFFFU, 0x01100000U);
345         psu_mask_write(0xFD0814DC, 0xFFFFFFFFU, 0x01264300U);
346         psu_mask_write(0xFD0814EC, 0xFFFFFFFFU, 0x00041800U);
347         psu_mask_write(0xFD0814F0, 0xFFFFFFFFU, 0x70800000U);
348         psu_mask_write(0xFD081500, 0xFFFFFFFFU, 0x2A019FFEU);
349         psu_mask_write(0xFD081504, 0xFFFFFFFFU, 0x01100000U);
350         psu_mask_write(0xFD08151C, 0xFFFFFFFFU, 0x01264300U);
351         psu_mask_write(0xFD08152C, 0xFFFFFFFFU, 0x00041800U);
352         psu_mask_write(0xFD081530, 0xFFFFFFFFU, 0x70800000U);
353         psu_mask_write(0xFD0817C4, 0xFFFFFFFFU, 0x01100000U);
354         psu_mask_write(0xFD0817DC, 0xFFFFFFFFU, 0x012643C4U);
355
356         return 1;
357 }
358
359 static unsigned long psu_mio_init_data(void)
360 {
361         psu_mask_write(0xFF180000, 0x000000FEU, 0x00000080U);
362         psu_mask_write(0xFF180004, 0x000000FEU, 0x00000080U);
363         psu_mask_write(0xFF180008, 0x000000FEU, 0x00000080U);
364         psu_mask_write(0xFF18000C, 0x000000FEU, 0x00000080U);
365         psu_mask_write(0xFF180010, 0x000000FEU, 0x00000080U);
366         psu_mask_write(0xFF180014, 0x000000FEU, 0x00000080U);
367         psu_mask_write(0xFF180018, 0x000000FEU, 0x00000040U);
368         psu_mask_write(0xFF18001C, 0x000000FEU, 0x00000040U);
369         psu_mask_write(0xFF180020, 0x000000FEU, 0x00000000U);
370         psu_mask_write(0xFF180024, 0x000000FEU, 0x00000004U);
371         psu_mask_write(0xFF180028, 0x000000FEU, 0x00000004U);
372         psu_mask_write(0xFF18002C, 0x000000FEU, 0x00000004U);
373         psu_mask_write(0xFF180030, 0x000000FEU, 0x00000004U);
374         psu_mask_write(0xFF180034, 0x000000FEU, 0x00000004U);
375         psu_mask_write(0xFF180038, 0x000000FEU, 0x00000004U);
376         psu_mask_write(0xFF18003C, 0x000000FEU, 0x00000004U);
377         psu_mask_write(0xFF180040, 0x000000FEU, 0x00000004U);
378         psu_mask_write(0xFF180044, 0x000000FEU, 0x00000004U);
379         psu_mask_write(0xFF180048, 0x000000FEU, 0x00000004U);
380         psu_mask_write(0xFF18004C, 0x000000FEU, 0x00000004U);
381         psu_mask_write(0xFF180050, 0x000000FEU, 0x00000004U);
382         psu_mask_write(0xFF180054, 0x000000FEU, 0x00000004U);
383         psu_mask_write(0xFF180058, 0x000000FEU, 0x00000004U);
384         psu_mask_write(0xFF18005C, 0x000000FEU, 0x00000004U);
385         psu_mask_write(0xFF180060, 0x000000FEU, 0x00000004U);
386         psu_mask_write(0xFF180064, 0x000000FEU, 0x00000004U);
387         psu_mask_write(0xFF180068, 0x000000FEU, 0x00000060U);
388         psu_mask_write(0xFF18006C, 0x000000FEU, 0x00000060U);
389         psu_mask_write(0xFF180070, 0x000000FEU, 0x00000060U);
390         psu_mask_write(0xFF180074, 0x000000FEU, 0x00000060U);
391         psu_mask_write(0xFF180078, 0x000000FEU, 0x00000004U);
392         psu_mask_write(0xFF18007C, 0x000000FEU, 0x00000008U);
393         psu_mask_write(0xFF180080, 0x000000FEU, 0x00000020U);
394         psu_mask_write(0xFF180084, 0x000000FEU, 0x00000020U);
395         psu_mask_write(0xFF180088, 0x000000FEU, 0x00000000U);
396         psu_mask_write(0xFF18008C, 0x000000FEU, 0x00000000U);
397         psu_mask_write(0xFF180090, 0x000000FEU, 0x00000000U);
398         psu_mask_write(0xFF180094, 0x000000FEU, 0x00000000U);
399         psu_mask_write(0xFF180098, 0x000000FEU, 0x00000020U);
400         psu_mask_write(0xFF18009C, 0x000000FEU, 0x00000020U);
401         psu_mask_write(0xFF1800A0, 0x000000FEU, 0x000000C0U);
402         psu_mask_write(0xFF1800A4, 0x000000FEU, 0x000000C0U);
403         psu_mask_write(0xFF1800A8, 0x000000FEU, 0x000000C0U);
404         psu_mask_write(0xFF1800AC, 0x000000FEU, 0x000000C0U);
405         psu_mask_write(0xFF1800B0, 0x000000FEU, 0x00000080U);
406         psu_mask_write(0xFF1800B4, 0x000000FEU, 0x00000080U);
407         psu_mask_write(0xFF1800B8, 0x000000FEU, 0x00000080U);
408         psu_mask_write(0xFF1800BC, 0x000000FEU, 0x00000080U);
409         psu_mask_write(0xFF1800C0, 0x000000FEU, 0x00000080U);
410         psu_mask_write(0xFF1800C4, 0x000000FEU, 0x00000080U);
411         psu_mask_write(0xFF1800C8, 0x000000FEU, 0x00000000U);
412         psu_mask_write(0xFF1800CC, 0x000000FEU, 0x00000000U);
413         psu_mask_write(0xFF1800D0, 0x000000FEU, 0x00000002U);
414         psu_mask_write(0xFF1800D4, 0x000000FEU, 0x00000002U);
415         psu_mask_write(0xFF1800D8, 0x000000FEU, 0x00000002U);
416         psu_mask_write(0xFF1800DC, 0x000000FEU, 0x00000002U);
417         psu_mask_write(0xFF1800E0, 0x000000FEU, 0x00000002U);
418         psu_mask_write(0xFF1800E4, 0x000000FEU, 0x00000002U);
419         psu_mask_write(0xFF1800E8, 0x000000FEU, 0x00000002U);
420         psu_mask_write(0xFF1800EC, 0x000000FEU, 0x00000002U);
421         psu_mask_write(0xFF1800F0, 0x000000FEU, 0x00000002U);
422         psu_mask_write(0xFF1800F4, 0x000000FEU, 0x00000002U);
423         psu_mask_write(0xFF1800F8, 0x000000FEU, 0x00000002U);
424         psu_mask_write(0xFF1800FC, 0x000000FEU, 0x00000002U);
425         psu_mask_write(0xFF180100, 0x000000FEU, 0x00000004U);
426         psu_mask_write(0xFF180104, 0x000000FEU, 0x00000004U);
427         psu_mask_write(0xFF180108, 0x000000FEU, 0x00000004U);
428         psu_mask_write(0xFF18010C, 0x000000FEU, 0x00000004U);
429         psu_mask_write(0xFF180110, 0x000000FEU, 0x00000004U);
430         psu_mask_write(0xFF180114, 0x000000FEU, 0x00000004U);
431         psu_mask_write(0xFF180118, 0x000000FEU, 0x00000004U);
432         psu_mask_write(0xFF18011C, 0x000000FEU, 0x00000004U);
433         psu_mask_write(0xFF180120, 0x000000FEU, 0x00000004U);
434         psu_mask_write(0xFF180124, 0x000000FEU, 0x00000004U);
435         psu_mask_write(0xFF180128, 0x000000FEU, 0x00000004U);
436         psu_mask_write(0xFF18012C, 0x000000FEU, 0x00000004U);
437         psu_mask_write(0xFF180130, 0x000000FEU, 0x000000A0U);
438         psu_mask_write(0xFF180134, 0x000000FEU, 0x000000A0U);
439         psu_mask_write(0xFF180204, 0xFFFFFFFFU, 0xEC000C00U);
440         psu_mask_write(0xFF180208, 0xFFFFFFFFU, 0xFC000642U);
441         psu_mask_write(0xFF18020C, 0x00003FFFU, 0x0000000BU);
442         psu_mask_write(0xFF180138, 0x03FFFFFFU, 0x03FFFFFFU);
443         psu_mask_write(0xFF18013C, 0x03FFFFFFU, 0x03FFFFFFU);
444         psu_mask_write(0xFF180140, 0x03FFFFFFU, 0x00000000U);
445         psu_mask_write(0xFF180144, 0x03FFFFFFU, 0x03FFFFFFU);
446         psu_mask_write(0xFF180148, 0x03FFFFFFU, 0x03FFFFFFU);
447         psu_mask_write(0xFF18014C, 0x03FFFFFFU, 0x00000000U);
448         psu_mask_write(0xFF180154, 0x03FFFFFFU, 0x03FFFFFFU);
449         psu_mask_write(0xFF180158, 0x03FFFFFFU, 0x03FFFFFFU);
450         psu_mask_write(0xFF18015C, 0x03FFFFFFU, 0x00000000U);
451         psu_mask_write(0xFF180160, 0x03FFFFFFU, 0x03FFFFFFU);
452         psu_mask_write(0xFF180164, 0x03FFFFFFU, 0x03FFFFFFU);
453         psu_mask_write(0xFF180168, 0x03FFFFFFU, 0x00000000U);
454         psu_mask_write(0xFF180170, 0x03FFFFFFU, 0x03FFFFFFU);
455         psu_mask_write(0xFF180174, 0x03FFFFFFU, 0x03FFFFFFU);
456         psu_mask_write(0xFF180178, 0x03FFFFFFU, 0x00000000U);
457         psu_mask_write(0xFF18017C, 0x03FFFFFFU, 0x03FFFFFFU);
458         psu_mask_write(0xFF180180, 0x03FFFFFFU, 0x03FFFFFFU);
459         psu_mask_write(0xFF180184, 0x03FFFFFFU, 0x00000000U);
460         psu_mask_write(0xFF180200, 0x0000000FU, 0x00000000U);
461
462         return 1;
463 }
464
465 static unsigned long psu_peripherals_init_data(void)
466 {
467         psu_mask_write(0xFD1A0100, 0x000F807CU, 0x00000000U);
468         psu_mask_write(0xFF5E0238, 0x001A0000U, 0x00000000U);
469         psu_mask_write(0xFF5E023C, 0x0093C018U, 0x00000000U);
470         psu_mask_write(0xFF5E0230, 0x00000004U, 0x00000000U);
471         psu_mask_write(0xFF5E0238, 0x00010000U, 0x00000000U);
472         psu_mask_write(0xFF5E023C, 0x00000A80U, 0x00000000U);
473         psu_mask_write(0xFF9E0080, 0x00000001U, 0x00000001U);
474         psu_mask_write(0xFF9E007C, 0x00000001U, 0x00000001U);
475         psu_mask_write(0xFF5E0238, 0x00000180U, 0x00000000U);
476         psu_mask_write(0xFF5E0238, 0x00000200U, 0x00000000U);
477         psu_mask_write(0xFF5E0238, 0x00008000U, 0x00000000U);
478         psu_mask_write(0xFF5E0238, 0x00000018U, 0x00000000U);
479         psu_mask_write(0xFF5E0238, 0x00007800U, 0x00000000U);
480         psu_mask_write(0xFF5E0238, 0x00000006U, 0x00000000U);
481         psu_mask_write(0xFF000034, 0x000000FFU, 0x00000005U);
482         psu_mask_write(0xFF000018, 0x0000FFFFU, 0x0000008FU);
483         psu_mask_write(0xFF000000, 0x000001FFU, 0x00000017U);
484         psu_mask_write(0xFF000004, 0x000003FFU, 0x00000020U);
485         psu_mask_write(0xFF010034, 0x000000FFU, 0x00000005U);
486         psu_mask_write(0xFF010018, 0x0000FFFFU, 0x0000008FU);
487         psu_mask_write(0xFF010000, 0x000001FFU, 0x00000017U);
488         psu_mask_write(0xFF010004, 0x000003FFU, 0x00000020U);
489         psu_mask_write(0xFF5E0238, 0x00040000U, 0x00000000U);
490         psu_mask_write(0xFF4B0024, 0x000000FFU, 0x000000FFU);
491         psu_mask_write(0xFFCA5000, 0x00001FFFU, 0x00000000U);
492         psu_mask_write(0xFD5C0060, 0x000F000FU, 0x00000000U);
493         psu_mask_write(0xFFA60040, 0x80000000U, 0x80000000U);
494         psu_mask_write(0xFF260020, 0xFFFFFFFFU, 0x05F5DD17U);
495         psu_mask_write(0xFF260000, 0x00000001U, 0x00000001U);
496
497         return 1;
498 }
499
500 static unsigned long psu_serdes_init_data(void)
501 {
502         psu_mask_write(0xFD410000, 0x0000001FU, 0x0000000DU);
503         psu_mask_write(0xFD410004, 0x0000001FU, 0x00000009U);
504         psu_mask_write(0xFD402860, 0x00000080U, 0x00000080U);
505         psu_mask_write(0xFD402864, 0x00000084U, 0x00000004U);
506         psu_mask_write(0xFD406368, 0x000000FFU, 0x00000058U);
507         psu_mask_write(0xFD40636C, 0x00000007U, 0x00000003U);
508         psu_mask_write(0xFD406370, 0x000000FFU, 0x0000007CU);
509         psu_mask_write(0xFD406374, 0x000000FFU, 0x00000033U);
510         psu_mask_write(0xFD406378, 0x000000FFU, 0x00000002U);
511         psu_mask_write(0xFD40637C, 0x00000033U, 0x00000030U);
512         psu_mask_write(0xFD4010CC, 0x00000020U, 0x00000020U);
513         psu_mask_write(0xFD401074, 0x00000010U, 0x00000010U);
514         psu_mask_write(0xFD405074, 0x00000010U, 0x00000010U);
515         psu_mask_write(0xFD409074, 0x00000010U, 0x00000010U);
516         psu_mask_write(0xFD40D074, 0x00000010U, 0x00000010U);
517         psu_mask_write(0xFD40189C, 0x00000080U, 0x00000080U);
518         psu_mask_write(0xFD4018F8, 0x000000FFU, 0x00000064U);
519         psu_mask_write(0xFD4018FC, 0x000000FFU, 0x00000064U);
520         psu_mask_write(0xFD401990, 0x000000FFU, 0x00000011U);
521         psu_mask_write(0xFD401924, 0x000000FFU, 0x00000004U);
522         psu_mask_write(0xFD401928, 0x000000FFU, 0x000000FEU);
523         psu_mask_write(0xFD401900, 0x000000FFU, 0x00000064U);
524         psu_mask_write(0xFD40192C, 0x000000FFU, 0x00000000U);
525         psu_mask_write(0xFD401980, 0x000000FFU, 0x000000FFU);
526         psu_mask_write(0xFD401914, 0x000000FFU, 0x000000F7U);
527         psu_mask_write(0xFD401918, 0x00000001U, 0x00000001U);
528         psu_mask_write(0xFD401940, 0x000000FFU, 0x000000F7U);
529         psu_mask_write(0xFD401944, 0x00000001U, 0x00000001U);
530         psu_mask_write(0xFD401994, 0x00000007U, 0x00000007U);
531         psu_mask_write(0xFD405994, 0x00000007U, 0x00000007U);
532         psu_mask_write(0xFD409994, 0x00000007U, 0x00000007U);
533         psu_mask_write(0xFD40D994, 0x00000007U, 0x00000007U);
534         psu_mask_write(0xFD40107C, 0x0000000FU, 0x00000001U);
535         psu_mask_write(0xFD40507C, 0x0000000FU, 0x00000001U);
536         psu_mask_write(0xFD40907C, 0x0000000FU, 0x00000001U);
537         psu_mask_write(0xFD40D07C, 0x0000000FU, 0x00000001U);
538         psu_mask_write(0xFD4019A4, 0x000000FFU, 0x000000FFU);
539         psu_mask_write(0xFD401038, 0x00000040U, 0x00000040U);
540         psu_mask_write(0xFD40102C, 0x00000040U, 0x00000040U);
541         psu_mask_write(0xFD4059A4, 0x000000FFU, 0x000000FFU);
542         psu_mask_write(0xFD405038, 0x00000040U, 0x00000040U);
543         psu_mask_write(0xFD40502C, 0x00000040U, 0x00000040U);
544         psu_mask_write(0xFD4099A4, 0x000000FFU, 0x000000FFU);
545         psu_mask_write(0xFD409038, 0x00000040U, 0x00000040U);
546         psu_mask_write(0xFD40902C, 0x00000040U, 0x00000040U);
547         psu_mask_write(0xFD40D9A4, 0x000000FFU, 0x000000FFU);
548         psu_mask_write(0xFD40D038, 0x00000040U, 0x00000040U);
549         psu_mask_write(0xFD40D02C, 0x00000040U, 0x00000040U);
550         psu_mask_write(0xFD4019AC, 0x00000003U, 0x00000000U);
551         psu_mask_write(0xFD4059AC, 0x00000003U, 0x00000000U);
552         psu_mask_write(0xFD4099AC, 0x00000003U, 0x00000000U);
553         psu_mask_write(0xFD40D9AC, 0x00000003U, 0x00000000U);
554         psu_mask_write(0xFD401978, 0x00000010U, 0x00000010U);
555         psu_mask_write(0xFD405978, 0x00000010U, 0x00000010U);
556         psu_mask_write(0xFD409978, 0x00000010U, 0x00000010U);
557         psu_mask_write(0xFD40D978, 0x00000010U, 0x00000010U);
558         psu_mask_write(0xFD3D001C, 0xFFFFFFFFU, 0x00000001U);
559         psu_mask_write(0xFD480314, 0xFFFFFFFFU, 0x00000004U);
560         psu_mask_write(0xFD410010, 0x00000077U, 0x00000041U);
561         psu_mask_write(0xFD404CB4, 0x00000037U, 0x00000037U);
562         psu_mask_write(0xFD4041D8, 0x00000001U, 0x00000001U);
563         psu_mask_write(0xFD404CC0, 0x0000001FU, 0x00000000U);
564         psu_mask_write(0xFD404048, 0x000000FFU, 0x00000000U);
565
566         return 1;
567 }
568
569 static unsigned long psu_resetout_init_data(void)
570 {
571         psu_mask_write(0xFF5E023C, 0x00000800U, 0x00000000U);
572         psu_mask_write(0xFF5E023C, 0x00000280U, 0x00000000U);
573         psu_mask_write(0xFF5E0230, 0x00000004U, 0x00000000U);
574         psu_mask_write(0xFD1A0100, 0x000C0000U, 0x00000000U);
575         psu_mask_write(0xFD1A0100, 0x00010000U, 0x00000000U);
576         psu_mask_write(0xFD4A0200, 0x00000002U, 0x00000000U);
577         psu_mask_write(0xFD4A0238, 0x0000000FU, 0x00000000U);
578         psu_mask_write(0xFE30C200, 0x00023FFFU, 0x00022457U);
579         psu_mask_write(0xFE30C630, 0x003FFF00U, 0x00000000U);
580         psu_mask_write(0xFE30C12C, 0x00004000U, 0x00004000U);
581         psu_mask_write(0xFE30C11C, 0x00000400U, 0x00000400U);
582         psu_mask_write(0xFD480064, 0x00000200U, 0x00000200U);
583         psu_mask_write(0xFD48001C, 0x0000FFFFU, 0x00000000U);
584         psu_mask_write(0xFD480020, 0x0000FFFFU, 0x0000FFF0U);
585         psu_mask_write(0xFD480024, 0x0000FFFFU, 0x00000000U);
586         psu_mask_write(0xFD480028, 0x0000FFFFU, 0x00000000U);
587         psu_mask_write(0xFD48002C, 0x0000FFFFU, 0x00000000U);
588         psu_mask_write(0xFD480030, 0x0000FFFFU, 0x00000000U);
589         psu_mask_write(0xFD480034, 0x0000FFFFU, 0x00000000U);
590         psu_mask_write(0xFD480038, 0x0000FFFFU, 0x00000000U);
591         psu_mask_write(0xFD48003C, 0x0000FFFFU, 0x00000000U);
592         psu_mask_write(0xFD480040, 0x0000FFFFU, 0x00000000U);
593         psu_mask_write(0xFD480044, 0x0000FFFFU, 0x00000000U);
594         psu_mask_write(0xFD480048, 0x0000FFFFU, 0x00000000U);
595         psu_mask_write(0xFD48006C, 0x00000738U, 0x00000138U);
596         psu_mask_write(0xFD4800C8, 0x0000FFF0U, 0x00000000U);
597         psu_mask_write(0xFD4801A4, 0x000007FFU, 0x00000172U);
598         psu_mask_write(0xFD4801A8, 0x00003FFFU, 0x00000248U);
599         psu_mask_write(0xFD4801AC, 0x000007FFU, 0x00000008U);
600         psu_mask_write(0xFD4801B0, 0x000007FFU, 0x00000020U);
601         psu_mask_write(0xFD4801B4, 0x0000FFFFU, 0x00007E04U);
602         psu_mask_write(0xFD480088, 0x0000FFFFU, 0x00000100U);
603         psu_mask_write(0xFD4800D4, 0x000000FFU, 0x00000060U);
604         psu_mask_write(0xFD4800A4, 0x000003FFU, 0x00000060U);
605         psu_mask_write(0xFD480184, 0x00000FFFU, 0x00000041U);
606         psu_mask_write(0xFD480190, 0x00000040U, 0x00000040U);
607         psu_mask_write(0xFD480194, 0x0000FFE2U, 0x00000000U);
608         psu_mask_write(0xFD480200, 0xFFFFFFFFU, 0x10EED011U);
609         psu_mask_write(0xFD480204, 0xFFFFFFFFU, 0x10EE0007U);
610         psu_mask_write(0xFD480208, 0x000000FFU, 0x00000000U);
611         psu_mask_write(0xFD480060, 0x0000FFFFU, 0x00008000U);
612         psu_mask_write(0xFD480064, 0x000001FFU, 0x00000105U);
613         psu_mask_write(0xFD0E0000, 0x00000007U, 0x00000000U);
614         psu_mask_write(0xFD480010, 0x00001000U, 0x00000000U);
615         psu_mask_write(0xFD480164, 0x00001FFEU, 0x00000000U);
616         psu_mask_write(0xFD4800AC, 0x00000F00U, 0x00000000U);
617         psu_mask_write(0xFD4800B4, 0x00000007U, 0x00000000U);
618         psu_mask_write(0xFD48031C, 0x00000002U, 0x00000000U);
619         psu_mask_write(0xFD48008C, 0x00003000U, 0x00000000U);
620         psu_mask_write(0xFD480094, 0x00004000U, 0x00004000U);
621         psu_mask_write(0xFD1A0100, 0x00020000U, 0x00000000U);
622         mask_poll(0xFD4023E4, 0x00000010U);
623         mask_poll(0xFD4063E4, 0x00000010U);
624
625         return 1;
626 }
627
628 static unsigned long psu_resetin_init_data(void)
629 {
630         psu_mask_write(0xFF5E023C, 0x00000A80U, 0x00000A80U);
631         psu_mask_write(0xFF5E0230, 0x00000004U, 0x00000004U);
632         psu_mask_write(0xFD1A0100, 0x000E0000U, 0x000E0000U);
633         psu_mask_write(0xFD4A0238, 0x0000000FU, 0x0000000AU);
634         psu_mask_write(0xFD4A0200, 0x00000002U, 0x00000002U);
635         psu_mask_write(0xFD1A0100, 0x00010000U, 0x00010000U);
636
637         return 1;
638 }
639
640 static unsigned long psu_afi_config(void)
641 {
642         psu_mask_write(0xFD1A0100, 0x00001F80U, 0x00000000U);
643         psu_mask_write(0xFF5E023C, 0x00080000U, 0x00000000U);
644
645         return 1;
646 }
647
648 static unsigned long psu_ddr_phybringup_data(void)
649 {
650         unsigned int regval = 0;
651         unsigned int pll_retry = 10;
652         unsigned int pll_locked = 0;
653
654         while ((pll_retry > 0) && (!pll_locked)) {
655                 Xil_Out32(0xFD080004, 0x00040010);
656                 Xil_Out32(0xFD080004, 0x00040011);
657
658                 while ((Xil_In32(0xFD080030) & 0x1) != 1)
659                         ;
660
661                 pll_locked = (Xil_In32(0xFD080030) & 0x80000000) >> 31;
662                 pll_locked &= (Xil_In32(0xFD0807E0) & 0x10000) >> 16;
663                 pll_locked &= (Xil_In32(0xFD0809E0) & 0x10000) >> 16;
664                 pll_locked &= (Xil_In32(0xFD080BE0) & 0x10000) >> 16;
665                 pll_locked &= (Xil_In32(0xFD080DE0) & 0x10000) >> 16;
666                 pll_retry--;
667         }
668         Xil_Out32(0xFD0800C0, Xil_In32(0xFD0800C0) | (pll_retry << 16));
669         Xil_Out32(0xFD080004U, 0x00040063U);
670
671         while ((Xil_In32(0xFD080030U) & 0x0000000FU) != 0x0000000FU)
672                 ;
673         prog_reg(0xFD080004U, 0x00000001U, 0x00000000U, 0x00000001U);
674
675         while ((Xil_In32(0xFD080030U) & 0x000000FFU) != 0x0000001FU)
676                 ;
677         Xil_Out32(0xFD0701B0U, 0x00000001U);
678         Xil_Out32(0xFD070320U, 0x00000001U);
679         while ((Xil_In32(0xFD070004U) & 0x0000000FU) != 0x00000001U)
680                 ;
681         prog_reg(0xFD080014U, 0x00000040U, 0x00000006U, 0x00000001U);
682         Xil_Out32(0xFD080004, 0x0004FE01);
683         regval = Xil_In32(0xFD080030);
684         while (regval != 0x80000FFF)
685                 regval = Xil_In32(0xFD080030);
686
687         Xil_Out32(0xFD080200U, 0x100091C7U);
688         Xil_Out32(0xFD080018U, 0x00F01EEFU);
689         prog_reg(0xFD08001CU, 0x00000018U, 0x00000003U, 0x00000003U);
690         prog_reg(0xFD08142CU, 0x00000030U, 0x00000004U, 0x00000003U);
691         prog_reg(0xFD08146CU, 0x00000030U, 0x00000004U, 0x00000003U);
692         prog_reg(0xFD0814ACU, 0x00000030U, 0x00000004U, 0x00000003U);
693         prog_reg(0xFD0814ECU, 0x00000030U, 0x00000004U, 0x00000003U);
694         prog_reg(0xFD08152CU, 0x00000030U, 0x00000004U, 0x00000003U);
695
696         Xil_Out32(0xFD080004, 0x00060001);
697         regval = Xil_In32(0xFD080030);
698         while ((regval & 0x80004001) != 0x80004001)
699
700                 regval = Xil_In32(0xFD080030);
701
702         prog_reg(0xFD08001CU, 0x00000018U, 0x00000003U, 0x00000000U);
703         prog_reg(0xFD08142CU, 0x00000030U, 0x00000004U, 0x00000000U);
704         prog_reg(0xFD08146CU, 0x00000030U, 0x00000004U, 0x00000000U);
705         prog_reg(0xFD0814ACU, 0x00000030U, 0x00000004U, 0x00000000U);
706         prog_reg(0xFD0814ECU, 0x00000030U, 0x00000004U, 0x00000000U);
707         prog_reg(0xFD08152CU, 0x00000030U, 0x00000004U, 0x00000000U);
708
709         Xil_Out32(0xFD080200U, 0x800091C7U);
710         Xil_Out32(0xFD080018U, 0x00F122E7U);
711
712         Xil_Out32(0xFD080004, 0x0000C001);
713         regval = Xil_In32(0xFD080030);
714         while ((regval & 0x80000C01) != 0x80000C01)
715
716                 regval = Xil_In32(0xFD080030);
717
718         Xil_Out32(0xFD070180U, 0x01000040U);
719         Xil_Out32(0xFD070060U, 0x00000000U);
720         prog_reg(0xFD080014U, 0x00000040U, 0x00000006U, 0x00000000U);
721
722         return 1;
723 }
724
725 static int serdes_enb_coarse_saturation(void)
726 {
727         Xil_Out32(0xFD402094, 0x00000010);
728         Xil_Out32(0xFD406094, 0x00000010);
729         Xil_Out32(0xFD40A094, 0x00000010);
730         Xil_Out32(0xFD40E094, 0x00000010);
731         return 1;
732 }
733
734 static int serdes_fixcal_code(void)
735 {
736         int maskstatus = 1;
737         unsigned int rdata = 0;
738         unsigned int match_pmos_code[23];
739         unsigned int match_nmos_code[23];
740         unsigned int match_ical_code[7];
741         unsigned int match_rcal_code[7];
742         unsigned int p_code = 0;
743         unsigned int n_code = 0;
744         unsigned int i_code = 0;
745         unsigned int r_code = 0;
746         unsigned int repeat_count = 0;
747         unsigned int L3_TM_CALIB_DIG20 = 0;
748         unsigned int L3_TM_CALIB_DIG19 = 0;
749         unsigned int L3_TM_CALIB_DIG18 = 0;
750         unsigned int L3_TM_CALIB_DIG16 = 0;
751         unsigned int L3_TM_CALIB_DIG15 = 0;
752         unsigned int L3_TM_CALIB_DIG14 = 0;
753         int i = 0;
754         int count = 0;
755
756         rdata = Xil_In32(0xFD40289C);
757         rdata = rdata & ~0x03;
758         rdata = rdata | 0x1;
759         Xil_Out32(0xFD40289C, rdata);
760
761         do {
762                 if (count == 1100000)
763                         break;
764                 rdata = Xil_In32(0xFD402B1C);
765                 count++;
766         } while ((rdata & 0x0000000E) != 0x0000000E);
767
768         for (i = 0; i < 23; i++) {
769                 match_pmos_code[i] = 0;
770                 match_nmos_code[i] = 0;
771         }
772         for (i = 0; i < 7; i++) {
773                 match_ical_code[i] = 0;
774                 match_rcal_code[i] = 0;
775         }
776
777         do {
778                 Xil_Out32(0xFD410010, 0x00000000);
779                 Xil_Out32(0xFD410014, 0x00000000);
780
781                 Xil_Out32(0xFD410010, 0x00000001);
782                 Xil_Out32(0xFD410014, 0x00000000);
783
784                 maskstatus = mask_poll(0xFD40EF14, 0x2);
785                 if (maskstatus == 0) {
786                         /* xil_printf("#SERDES initialization timed out\n\r");*/
787                         return maskstatus;
788                 }
789
790                 p_code = mask_read(0xFD40EF18, 0xFFFFFFFF);
791                 n_code = mask_read(0xFD40EF1C, 0xFFFFFFFF);
792                 ;
793                 i_code = mask_read(0xFD40EF24, 0xFFFFFFFF);
794                 r_code = mask_read(0xFD40EF28, 0xFFFFFFFF);
795                 ;
796
797                 if ((p_code >= 0x26) && (p_code <= 0x3C))
798                         match_pmos_code[p_code - 0x26] += 1;
799
800                 if ((n_code >= 0x26) && (n_code <= 0x3C))
801                         match_nmos_code[n_code - 0x26] += 1;
802
803                 if ((i_code >= 0xC) && (i_code <= 0x12))
804                         match_ical_code[i_code - 0xC] += 1;
805
806                 if ((r_code >= 0x6) && (r_code <= 0xC))
807                         match_rcal_code[r_code - 0x6] += 1;
808
809         } while (repeat_count++ < 10);
810
811         for (i = 0; i < 23; i++) {
812                 if (match_pmos_code[i] >= match_pmos_code[0]) {
813                         match_pmos_code[0] = match_pmos_code[i];
814                         p_code = 0x26 + i;
815                 }
816                 if (match_nmos_code[i] >= match_nmos_code[0]) {
817                         match_nmos_code[0] = match_nmos_code[i];
818                         n_code = 0x26 + i;
819                 }
820         }
821
822         for (i = 0; i < 7; i++) {
823                 if (match_ical_code[i] >= match_ical_code[0]) {
824                         match_ical_code[0] = match_ical_code[i];
825                         i_code = 0xC + i;
826                 }
827                 if (match_rcal_code[i] >= match_rcal_code[0]) {
828                         match_rcal_code[0] = match_rcal_code[i];
829                         r_code = 0x6 + i;
830                 }
831         }
832
833         L3_TM_CALIB_DIG20 = mask_read(0xFD40EC50, 0xFFFFFFF0);
834         L3_TM_CALIB_DIG20 = L3_TM_CALIB_DIG20 | 0x8 | ((p_code >> 2) & 0x7);
835
836         L3_TM_CALIB_DIG19 = mask_read(0xFD40EC4C, 0xFFFFFF18);
837         L3_TM_CALIB_DIG19 = L3_TM_CALIB_DIG19 | ((p_code & 0x3) << 6)
838                             | 0x20 | 0x4 | ((n_code >> 3) & 0x3);
839
840         L3_TM_CALIB_DIG18 = mask_read(0xFD40EC48, 0xFFFFFF0F);
841         L3_TM_CALIB_DIG18 = L3_TM_CALIB_DIG18 | ((n_code & 0x7) << 5) | 0x10;
842
843         L3_TM_CALIB_DIG16 = mask_read(0xFD40EC40, 0xFFFFFFF8);
844         L3_TM_CALIB_DIG16 = L3_TM_CALIB_DIG16 | ((r_code >> 1) & 0x7);
845
846         L3_TM_CALIB_DIG15 = mask_read(0xFD40EC3C, 0xFFFFFF30);
847         L3_TM_CALIB_DIG15 = L3_TM_CALIB_DIG15 | ((r_code & 0x1) << 7)
848                             | 0x40 | 0x8 | ((i_code >> 1) & 0x7);
849
850         L3_TM_CALIB_DIG14 = mask_read(0xFD40EC38, 0xFFFFFF3F);
851         L3_TM_CALIB_DIG14 = L3_TM_CALIB_DIG14 | ((i_code & 0x1) << 7) | 0x40;
852
853         Xil_Out32(0xFD40EC50, L3_TM_CALIB_DIG20);
854         Xil_Out32(0xFD40EC4C, L3_TM_CALIB_DIG19);
855         Xil_Out32(0xFD40EC48, L3_TM_CALIB_DIG18);
856         Xil_Out32(0xFD40EC40, L3_TM_CALIB_DIG16);
857         Xil_Out32(0xFD40EC3C, L3_TM_CALIB_DIG15);
858         Xil_Out32(0xFD40EC38, L3_TM_CALIB_DIG14);
859         return maskstatus;
860 }
861
862 static int init_serdes(void)
863 {
864         int status = 1;
865
866         status &= psu_resetin_init_data();
867
868         status &= serdes_fixcal_code();
869         status &= serdes_enb_coarse_saturation();
870
871         status &= psu_serdes_init_data();
872         status &= psu_resetout_init_data();
873
874         return status;
875 }
876
877 static void init_peripheral(void)
878 {
879         psu_mask_write(0xFD5F0018, 0x8000001FU, 0x8000001FU);
880 }
881
882 int psu_init(void)
883 {
884         int status = 1;
885
886         status &= psu_mio_init_data();
887         status &= psu_pll_init_data();
888         status &= psu_clock_init_data();
889         status &= psu_ddr_init_data();
890         status &= psu_ddr_phybringup_data();
891         status &= psu_peripherals_init_data();
892         status &= init_serdes();
893         init_peripheral();
894
895         status &= psu_afi_config();
896
897         if (status == 0)
898                 return 1;
899         return 0;
900 }