]> git.sur5r.net Git - u-boot/blob - configs/C29XPCIE_SPIFLASH_SECBOOT_defconfig
a6f51cd321315ee1abf66fc1962e634da8ed136b
[u-boot] / configs / C29XPCIE_SPIFLASH_SECBOOT_defconfig
1 CONFIG_PPC=y
2 CONFIG_SECURE_BOOT=y
3 CONFIG_MPC85xx=y
4 CONFIG_TARGET_C29XPCIE=y
5 # CONFIG_SYS_MALLOC_F is not set
6 CONFIG_FIT=y
7 CONFIG_FIT_VERBOSE=y
8 CONFIG_OF_BOARD_SETUP=y
9 CONFIG_OF_STDOUT_VIA_ALIAS=y
10 CONFIG_SYS_EXTRA_OPTIONS="SPIFLASH"
11 CONFIG_BOOTDELAY=-1
12 CONFIG_SYS_CONSOLE_IS_IN_ENV=y
13 CONFIG_HUSH_PARSER=y
14 CONFIG_CMD_IMLS=y
15 CONFIG_CMD_EEPROM=y
16 CONFIG_CMD_I2C=y
17 CONFIG_CMD_SF=y
18 CONFIG_CMD_MII=y
19 CONFIG_CMD_PING=y
20 CONFIG_DOS_PARTITION=y
21 CONFIG_DM=y
22 # CONFIG_MMC is not set
23 CONFIG_MTD_NOR_FLASH=y
24 CONFIG_SPI_FLASH=y
25 CONFIG_SPI_FLASH_EON=y
26 CONFIG_SPI_FLASH_SPANSION=y
27 CONFIG_PHYLIB=y
28 CONFIG_NETDEVICES=y
29 CONFIG_PHY_GIGE=y
30 CONFIG_E1000=y
31 CONFIG_SYS_NS16550=y
32 CONFIG_FSL_ESPI=y
33 CONFIG_RSA=y
34 CONFIG_SPL_RSA=y
35 CONFIG_RSA_SOFTWARE_EXP=y
36 CONFIG_OF_LIBFDT=y