]> git.sur5r.net Git - u-boot/blob - include/configs/sandbox.h
cfb3e7affd845c3232164ce20c516cfc8a86009e
[u-boot] / include / configs / sandbox.h
1 /*
2  * Copyright (c) 2011 The Chromium OS Authors.
3  * SPDX-License-Identifier:     GPL-2.0+
4  */
5
6 #ifndef __CONFIG_H
7 #define __CONFIG_H
8
9 #ifdef FTRACE
10 #define CONFIG_TRACE
11 #define CONFIG_TRACE_BUFFER_SIZE        (16 << 20)
12 #define CONFIG_TRACE_EARLY_SIZE         (8 << 20)
13 #define CONFIG_TRACE_EARLY
14 #define CONFIG_TRACE_EARLY_ADDR         0x00100000
15
16 #endif
17
18 #ifndef CONFIG_SPL_BUILD
19 #define CONFIG_IO_TRACE
20 #endif
21
22 #ifndef CONFIG_TIMER
23 #define CONFIG_SYS_TIMER_RATE           1000000
24 #endif
25
26 #define CONFIG_LMB
27
28 #define CONFIG_HOST_MAX_DEVICES 4
29
30 /*
31  * Size of malloc() pool, before and after relocation
32  */
33 #define CONFIG_MALLOC_F_ADDR            0x0010000
34 #define CONFIG_SYS_MALLOC_LEN           (32 << 20)      /* 32MB  */
35
36 #define CONFIG_SYS_LONGHELP                     /* #undef to save memory */
37 #define CONFIG_SYS_CBSIZE               1024    /* Console I/O Buffer Size */
38 #define CONFIG_DISPLAY_BOARDINFO_LATE
39
40 /* turn on command-line edit/c/auto */
41 #define CONFIG_CMDLINE_EDITING
42 #define CONFIG_AUTO_COMPLETE
43
44 #define CONFIG_ENV_SIZE         8192
45
46 /* SPI - enable all SPI flash types for testing purposes */
47
48 #define CONFIG_I2C_EDID
49
50 /* Memory things - we don't really want a memory test */
51 #define CONFIG_SYS_LOAD_ADDR            0x00000000
52 #define CONFIG_SYS_MEMTEST_START        0x00100000
53 #define CONFIG_SYS_MEMTEST_END          (CONFIG_SYS_MEMTEST_START + 0x1000)
54 #define CONFIG_SYS_FDT_LOAD_ADDR                0x100
55
56 #define CONFIG_PHYSMEM
57
58 /* Size of our emulated memory */
59 #define CONFIG_SYS_SDRAM_BASE           0
60 #define CONFIG_SYS_SDRAM_SIZE           (128 << 20)
61 #define CONFIG_SYS_TEXT_BASE            0
62 #define CONFIG_SYS_MONITOR_BASE 0
63 #define CONFIG_NR_DRAM_BANKS            1
64
65 #define CONFIG_SYS_BAUDRATE_TABLE       {4800, 9600, 19200, 38400, 57600,\
66                                         115200}
67
68 /* include default commands */
69 #include <config_distro_defaults.h>
70
71 #define BOOT_TARGET_DEVICES(func) \
72         func(HOST, host, 1) \
73         func(HOST, host, 0)
74
75 #include <config_distro_bootcmd.h>
76
77 #define CONFIG_KEEP_SERVERADDR
78 #define CONFIG_UDP_CHECKSUM
79 #define CONFIG_TIMESTAMP
80 #define CONFIG_BOOTP_DNS
81 #define CONFIG_BOOTP_DNS2
82 #define CONFIG_BOOTP_SEND_HOSTNAME
83 #define CONFIG_BOOTP_SERVERIP
84 #define CONFIG_IP_DEFRAG
85
86 #ifndef SANDBOX_NO_SDL
87 #define CONFIG_SANDBOX_SDL
88 #endif
89
90 /* LCD and keyboard require SDL support */
91 #ifdef CONFIG_SANDBOX_SDL
92 #define LCD_BPP                 LCD_COLOR16
93 #define CONFIG_LCD_BMP_RLE8
94 #define CONFIG_VIDEO_BMP_RLE8
95 #define CONFIG_SPLASH_SCREEN_ALIGN
96
97 #define CONFIG_KEYBOARD
98
99 #define SANDBOX_SERIAL_SETTINGS         "stdin=serial,cros-ec-keyb,usbkbd\0" \
100                                         "stdout=serial,vidconsole\0" \
101                                         "stderr=serial,vidconsole\0"
102 #else
103 #define SANDBOX_SERIAL_SETTINGS         "stdin=serial\0" \
104                                         "stdout=serial,vidconsole\0" \
105                                         "stderr=serial,vidconsole\0"
106 #endif
107
108 #define SANDBOX_ETH_SETTINGS            "ethaddr=00:00:11:22:33:44\0" \
109                                         "eth1addr=00:00:11:22:33:45\0" \
110                                         "eth3addr=00:00:11:22:33:46\0" \
111                                         "eth5addr=00:00:11:22:33:47\0" \
112                                         "ipaddr=1.2.3.4\0"
113
114 #define MEM_LAYOUT_ENV_SETTINGS \
115         "bootm_size=0x10000000\0" \
116         "kernel_addr_r=0x1000000\0" \
117         "fdt_addr_r=0xc00000\0" \
118         "ramdisk_addr_r=0x2000000\0" \
119         "scriptaddr=0x1000\0" \
120         "pxefile_addr_r=0x2000\0"
121
122 #define CONFIG_EXTRA_ENV_SETTINGS \
123         SANDBOX_SERIAL_SETTINGS \
124         SANDBOX_ETH_SETTINGS \
125         BOOTENV \
126         MEM_LAYOUT_ENV_SETTINGS
127
128 #define CONFIG_GZIP_COMPRESSED
129 #define CONFIG_BZIP2
130
131 #ifndef CONFIG_SPL_BUILD
132 #define CONFIG_SYS_IDE_MAXBUS           1
133 #define CONFIG_SYS_ATA_IDE0_OFFSET      0
134 #define CONFIG_SYS_IDE_MAXDEVICE        2
135 #define CONFIG_SYS_ATA_BASE_ADDR        0x100
136 #define CONFIG_SYS_ATA_DATA_OFFSET      0
137 #define CONFIG_SYS_ATA_REG_OFFSET       1
138 #define CONFIG_SYS_ATA_ALT_OFFSET       2
139 #define CONFIG_SYS_ATA_STRIDE           4
140 #endif
141
142 #define CONFIG_SCSI_AHCI_PLAT
143 #define CONFIG_SYS_SCSI_MAX_DEVICE      2
144 #define CONFIG_SYS_SCSI_MAX_SCSI_ID     8
145 #define CONFIG_SYS_SCSI_MAX_LUN         4
146
147 #define CONFIG_SYS_SATA_MAX_DEVICE      2
148
149 #define CONFIG_SYSTEMACE
150 #define CONFIG_SYS_SYSTEMACE_WIDTH      16
151 #define CONFIG_SYS_SYSTEMACE_BASE       0
152
153 #define CONFIG_MISC_INIT_F
154
155 #endif