]> git.sur5r.net Git - freertos/commit
projects / freertos / commit
? search:
summary | shortlog | log | commit | commitdiff | tree
(parent: 2de47fb) | patch
Replace portasmHAS_CLINT with configMTIME_BASE_ADDRESS and configMTIMECMP_BASE_ADDRES...
authorrtel <rtel@1d2547de-c912-0410-9cb9-b8ca96c0e9e2>
Tue, 7 Jan 2020 01:14:36 +0000 (01:14 +0000)
committerrtel <rtel@1d2547de-c912-0410-9cb9-b8ca96c0e9e2>
Tue, 7 Jan 2020 01:14:36 +0000 (01:14 +0000)
commit4d43ef5e51fc562356703c2dd75ab27139e431ce
treecb83cb9f7f2eb2db10593b2080fe8fa59b6e54e4tree | snapshot
parent2de47fb440de73fd1eaa865eee82ca4d60df1619commit | diff
Replace portasmHAS_CLINT with configMTIME_BASE_ADDRESS and configMTIMECMP_BASE_ADDRESS definitions in the GCC RISC-V port - portasmHAS_CLIT will still work by deriving the new definitions from the old.

git-svn-id: https://svn.code.sf.net/p/freertos/code/trunk@2798 1d2547de-c912-0410-9cb9-b8ca96c0e9e2
FreeRTOS/Source/portable/GCC/RISC-V/chip_specific_extensions/Pulpino_Vega_RV32M1RM/freertos_risc_v_chip_specific_extensions.h diff | blob | history
FreeRTOS/Source/portable/GCC/RISC-V/chip_specific_extensions/RV32I_CLINT_no_extensions/freertos_risc_v_chip_specific_extensions.h diff | blob | history
FreeRTOS/Source/portable/GCC/RISC-V/port.c diff | blob | history
FreeRTOS/Source/portable/GCC/RISC-V/portASM.S diff | blob | history
FreeRTOS/Source/portable/GCC/RISC-V/portmacro.h diff | blob | history
FreeRTOS imported from SF.net SVN