ARM: dts: dra7: Add supported MMC/SD modes in MMC dt nodes

On DRA7 family SoCs, MMC1 controller supports SDR104,
SDR50, DDR50, SDR25 and SDR12 UHS modes.

MMC2 controller supports HS200 and DDR modes.

MMC3 controller supports SDR12, SDR25 and SDR50 modes.

MMC4 controller supports SDR12 and SDR25 modes.

Add these supported modes in device-tree file.

Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
Signed-off-by: Jean-Jacques Hiblot <jjhiblot@ti.com>

diff --git a/arch/arm/dts/dra7.dtsi b/arch/arm/dts/dra7.dtsi
index 906184318bd1ca727443c1ef80c7c318d8a3ce0b..0f982d8b44addc3a201d84128112a492e5823ff1 100644 (file)
--- a/arch/arm/dts/dra7.dtsi
+++ b/arch/arm/dts/dra7.dtsi
@@ -1067,6 +1067,11 @@
                        status = "disabled";
                        pbias-supply = <&pbias_mmc_reg>;
                        max-frequency = <192000000>;
+                       sd-uhs-sdr104;
+                       sd-uhs-sdr50;
+                       sd-uhs-ddr50;
+                       sd-uhs-sdr25;
+                       sd-uhs-sdr12;
                };
 
                mmc2: mmc@480b4000 {
@@ -1079,6 +1084,10 @@
                        dma-names = "tx", "rx";
                        status = "disabled";
                        max-frequency = <192000000>;
+                       sd-uhs-sdr25;
+                       sd-uhs-sdr12;
+                       mmc-hs200-1_8v;
+                       mmc-ddr-1_8v;
                };
 
                mmc3: mmc@480ad000 {
@@ -1092,6 +1101,9 @@
                        status = "disabled";
                        /* Errata i887 limits max-frequency of MMC3 to 64 MHz */
                        max-frequency = <64000000>;
+                       sd-uhs-sdr12;
+                       sd-uhs-sdr25;
+                       sd-uhs-sdr50;
                };
 
                mmc4: mmc@480d1000 {
@@ -1104,6 +1116,8 @@
                        dma-names = "tx", "rx";
                        status = "disabled";
                        max-frequency = <192000000>;
+                       sd-uhs-sdr12;
+                       sd-uhs-sdr25;
                };
 
                mmu0_dsp1: mmu@40d01000 {