git.sur5r.net Git - u-boot/blob - arch/arm/mach-socfpga/Kconfig

   1 if ARCH_SOCFPGA
   2
   3 config SPL_LIBCOMMON_SUPPORT
   4         default y
   5
   6 config SPL_LIBDISK_SUPPORT
   7         default y
   8
   9 config SPL_LIBGENERIC_SUPPORT
  10         default y
  11
  12 config SPL_MMC_SUPPORT
  13         default y if DM_MMC
  14
  15 config SPL_NAND_SUPPORT
  16         default y if SPL_NAND_DENALI
  17
  18 config SPL_SERIAL_SUPPORT
  19         default y
  20
  21 config SPL_SPI_FLASH_SUPPORT
  22         default y if SPL_SPI_SUPPORT
  23
  24 config SPL_SPI_SUPPORT
  25         default y if DM_SPI
  26
  27 config SPL_WATCHDOG_SUPPORT
  28         default y
  29
  30 config TARGET_SOCFPGA_ARRIA5
  31         bool
  32         select TARGET_SOCFPGA_GEN5
  33
  34 config TARGET_SOCFPGA_CYCLONE5
  35         bool
  36         select TARGET_SOCFPGA_GEN5
  37
  38 config TARGET_SOCFPGA_GEN5
  39         bool
  40
  41 choice
  42         prompt "Altera SOCFPGA board select"
  43         optional
  44
  45 config TARGET_SOCFPGA_ARRIA5_SOCDK
  46         bool "Altera SOCFPGA SoCDK (Arria V)"
  47         select TARGET_SOCFPGA_ARRIA5
  48
  49 config TARGET_SOCFPGA_CYCLONE5_SOCDK
  50         bool "Altera SOCFPGA SoCDK (Cyclone V)"
  51         select TARGET_SOCFPGA_CYCLONE5
  52
  53 config TARGET_SOCFPGA_DENX_MCVEVK
  54         bool "DENX MCVEVK (Cyclone V)"
  55         select TARGET_SOCFPGA_CYCLONE5
  56
  57 config TARGET_SOCFPGA_EBV_SOCRATES
  58         bool "EBV SoCrates (Cyclone V)"
  59         select TARGET_SOCFPGA_CYCLONE5
  60
  61 config TARGET_SOCFPGA_IS1
  62         bool "IS1 (Cyclone V)"
  63         select TARGET_SOCFPGA_CYCLONE5
  64
  65 config TARGET_SOCFPGA_SAMTEC_VINING_FPGA
  66         bool "samtec VIN|ING FPGA (Cyclone V)"
  67         select TARGET_SOCFPGA_CYCLONE5
  68
  69 config TARGET_SOCFPGA_SR1500
  70         bool "SR1500 (Cyclone V)"
  71         select TARGET_SOCFPGA_CYCLONE5
  72
  73 config TARGET_SOCFPGA_TERASIC_DE0_NANO
  74         bool "Terasic DE0-Nano-Atlas (Cyclone V)"
  75         select TARGET_SOCFPGA_CYCLONE5
  76
  77 config TARGET_SOCFPGA_TERASIC_SOCKIT
  78         bool "Terasic SoCkit (Cyclone V)"
  79         select TARGET_SOCFPGA_CYCLONE5
  80
  81 endchoice
  82
  83 config SYS_BOARD
  84         default "arria5-socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
  85         default "cyclone5-socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
  86         default "de0-nano-soc" if TARGET_SOCFPGA_TERASIC_DE0_NANO
  87         default "is1" if TARGET_SOCFPGA_IS1
  88         default "mcvevk" if TARGET_SOCFPGA_DENX_MCVEVK
  89         default "sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT
  90         default "socrates" if TARGET_SOCFPGA_EBV_SOCRATES
  91         default "sr1500" if TARGET_SOCFPGA_SR1500
  92         default "vining_fpga" if TARGET_SOCFPGA_SAMTEC_VINING_FPGA
  93
  94 config SYS_VENDOR
  95         default "altera" if TARGET_SOCFPGA_ARRIA5_SOCDK
  96         default "altera" if TARGET_SOCFPGA_CYCLONE5_SOCDK
  97         default "denx" if TARGET_SOCFPGA_DENX_MCVEVK
  98         default "ebv" if TARGET_SOCFPGA_EBV_SOCRATES
  99         default "samtec" if TARGET_SOCFPGA_SAMTEC_VINING_FPGA
 100         default "terasic" if TARGET_SOCFPGA_TERASIC_DE0_NANO
 101         default "terasic" if TARGET_SOCFPGA_TERASIC_SOCKIT
 102
 103 config SYS_SOC
 104         default "socfpga"
 105
 106 config SYS_CONFIG_NAME
 107         default "socfpga_arria5_socdk" if TARGET_SOCFPGA_ARRIA5_SOCDK
 108         default "socfpga_cyclone5_socdk" if TARGET_SOCFPGA_CYCLONE5_SOCDK
 109         default "socfpga_de0_nano_soc" if TARGET_SOCFPGA_TERASIC_DE0_NANO
 110         default "socfpga_is1" if TARGET_SOCFPGA_IS1
 111         default "socfpga_mcvevk" if TARGET_SOCFPGA_DENX_MCVEVK
 112         default "socfpga_sockit" if TARGET_SOCFPGA_TERASIC_SOCKIT
 113         default "socfpga_socrates" if TARGET_SOCFPGA_EBV_SOCRATES
 114         default "socfpga_sr1500" if TARGET_SOCFPGA_SR1500
 115         default "socfpga_vining_fpga" if TARGET_SOCFPGA_SAMTEC_VINING_FPGA
 116
 117 endif