]> git.sur5r.net Git - u-boot/commitdiff
sunxi: Set AHB1 clock to PLL6/3 on all clock_sun6i.h using SoCs
authorHans de Goede <hdegoede@redhat.com>
Fri, 20 Nov 2015 18:29:49 +0000 (19:29 +0100)
committerHans de Goede <hdegoede@redhat.com>
Thu, 10 Dec 2015 10:14:16 +0000 (11:14 +0100)
According to the datasheets the max speed of AHB1 is 276 MHz, so
setting it to PLL6 / 3 which gives us 200MHz everywhere is fine,
and gives us a nice speed-up in certain workloads.

Suggested-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Hans de Goede <hdegoede@redhat.com>
Acked-by: Ian Campbell <ijc@hellion.org.uk>
Tested-by: Chen-Yu Tsai <wens@csie.org>
arch/arm/include/asm/arch-sunxi/clock_sun6i.h

index 09337a1deaf9b4670c8f0f7406c5a350f5423c13..5c762751126e4cdefd7f72065a2134b9f05486d8 100644 (file)
@@ -220,11 +220,7 @@ struct sunxi_ccm_reg {
 #define CCM_PLL11_CTRL_UPD             (0x1 << 30)
 #define CCM_PLL11_CTRL_EN              (0x1 << 31)
 
-#if defined CONFIG_MACH_SUN8I_H3
 #define AHB1_ABP1_DIV_DEFAULT          0x00003180 /* AHB1=PLL6/3,APB1=AHB1/2 */
-#else
-#define AHB1_ABP1_DIV_DEFAULT          0x00002020 /* AHB1=AXI/4, APB1=AHB1/2 */
-#endif
 
 #define AXI_GATE_OFFSET_DRAM           0